RTL Generation AI Flow
☆29Nov 9, 2026Updated this week
Alternatives and similar repositories for VLSIT_RTL_Generator_AI_Flow
Users that are interested in VLSIT_RTL_Generator_AI_Flow are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A simple AXI4 SPI master with optional GPIO for additional control.☆10Nov 26, 2022Updated 3 years ago
- Designed 1 X 2 Circular Patch Array antenna working at 2.4 GHz and having gain of 5.74 dB using HFSS (by ANSYS). Simulated the designed a…☆11Jun 4, 2020Updated 6 years ago
- Exercism exercises in Tcl.☆11Updated this week
- The Repository contains the code of various Digital Circuits☆14Aug 7, 2023Updated 3 years ago
- Modeling the narrow beam antenna for Wi-Fi frequency range.☆11Oct 12, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SHA-3 Keccak implementation in C.☆20Jun 1, 2015Updated 11 years ago
- AXI-based Quad SPI flash controller for SoC and embedded system integration.☆18Jul 1, 2026Updated 4 months ago
- Verification IP for Watchdog☆13Apr 6, 2021Updated 5 years ago
- DeviceModelingToolkit (DMT) is a Python tool targeted at helping modeling engineers extract model parameters, run circuit and TCAD simula…☆13Updated this week
- ☆13Apr 3, 2025Updated last year
- Library Manager to unite Open Source software into a flow☆11Updated this week
- ☆10Aug 12, 2021Updated 5 years ago
- GPIO IP core from opencores.☆12May 22, 2014Updated 12 years ago
- Advanced Integrated Circuits 2026☆17Oct 9, 2026Updated last month
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- HCMUS Portal bookmarklet for GPA calculation, grade simulation, timetable planner, and automated course registration.☆30Sep 4, 2026Updated 2 months ago
- Shell script to auto install & config Wireguard on CentOS 7,8 and Ubuntu Server☆17Mar 11, 2022Updated 4 years ago
- ☆11Mar 12, 2024Updated 2 years ago
- Synchronous FIFO Testbench☆12Apr 17, 2022Updated 4 years ago
- An interactive platform to analyze, visualize, and compare embedded ELF binaries and their memory layout.☆23Jul 17, 2026Updated 3 months ago
- Multi-port BRAM IP for ASIC and FPGA☆14Apr 21, 2021Updated 5 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- Bài giảng Tín hiệu và hệ thống☆31Updated this week
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆15Jul 28, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆40Mar 13, 2025Updated last year
- APB Timer Unit☆14Oct 30, 2025Updated last year
- Designing means to communicate as an SPI master, being a part of AXI interface☆21Sep 14, 2023Updated 3 years ago
- ☆20Feb 23, 2022Updated 4 years ago
- EM simulation scripts to simulate passive devices on Skywater 130nm open-source process. (Octave interface only for now)☆14Jan 7, 2024Updated 2 years ago
- Cài đặt thuật & tóm tắt lí thuyết Mã hóa mật mã - fit@hcmus☆19May 24, 2022Updated 4 years ago
- AXI4-Lite UART IP core☆14May 29, 2023Updated 3 years ago
- Thesis template for HUST student write by Latex☆19Jul 17, 2026Updated 3 months ago
- ☆15Jul 5, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Repository for the Introduction to FPGA Programming Using Xilinx Vivado and VHDL PhD course at University of Torino, Physics Department.☆31Jul 4, 2025Updated last year
- Development Package for the Hardware API for Lightweight Cryptography☆19Mar 27, 2025Updated last year
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆21Oct 22, 2025Updated last year
- Design of LDO using open source SKY130PDK☆17Aug 24, 2024Updated 2 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆19Oct 6, 2024Updated 2 years ago
- ☆62Nov 1, 2026Updated last week
- ☆20Aug 23, 2026Updated 2 months ago
Are these results useful?