mzh330521 / SublimeLinter-contrib-xsimLinks
Vivado Simulator (XSim) xvlog/xvhdl plugin for SublimeLinter. Linting for Verilog/SystemVerilog and VHDL.
☆9Updated last year
Alternatives and similar repositories for SublimeLinter-contrib-xsim
Users that are interested in SublimeLinter-contrib-xsim are comparing it to the libraries listed below
Sorting:
- 关于数字IC的笔试面试题☆9Updated 5 years ago
- Submission template for Tiny Tapeout IHP shuttles - Verilog HDL Projects☆14Updated 2 months ago
- 开发环境是Windows 10, Quartus。硬件开发语言是Verilog。 利用FPGA开发的智能小车，分为两个部分，控制器部分和小车部分，通过蓝牙信号进行连接。 控制部分可以通过加速度传感器检测手势，从而控制小车的前后左右。 加速度传感器还可以检测人体是否摔倒…☆14Updated 6 years ago
- DSP University Project - Matlab, Simulations, and Verilog Files☆11Updated 5 years ago
- Sobel is first order or gradient based edge operator for images and it is implemented using verilog.☆14Updated 4 years ago
- 使用FPGA制作机器人，并使用python建立上位机，FPGA机器人通过控制ESP8266通过WiFi进行无线通讯，来达到上位机控制FPGA机器人的目的☆22Updated 4 years ago
- Algorithm to detect collision between two objects☆18Updated 2 years ago
- Verilog implementation of different concepts in Digital Logic Design such as OTHFSM, AFG and Accelerators☆10Updated last year
- Tool for converting specialized annotated Verilog models into XML needed for Verilog to Routing flow.☆10Updated 11 months ago
- A few tools for doing video processing on the Zybo FPGA board using VHDL☆11Updated 8 years ago
- Verilog code for a low power RFID chip that will communicate with I2C sensors.☆13Updated 11 years ago
- EDA Analytics Central☆16Updated 2 years ago
- This repository contains all the materials related to the basic MOSFET theory, CMOS technology, circuit and layout design, and basic PDK …☆10Updated last year
- 32-bit soft RISCV processor for FPGA applications☆16Updated last year
- This repo is to inplemente the riscv soc on the xilinx pynq-z2 board☆11Updated last year
- Controller module for RISC-V core CI/CD☆17Updated last month
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆17Updated 5 years ago
- A Python based netlist parser, including Verilog and SPICE☆10Updated 9 years ago
- A minimum configuration for Neovim targeting SystemVerilog that provides configuration for plugin management, a language server, tree-sit…☆14Updated last year
- Hardware implementation of control algorithm for three phase voltage inverters. Implemented using Verilog and MATLAB. Tested with an impl…☆20Updated 5 years ago
- wifi☆11Updated 8 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆13Updated 8 years ago
- A German simulation system for training emergency medical services leadership personnel on how to manage Mass Casualty Incidents.☆19Updated 2 weeks ago
- Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.☆16Updated 7 years ago
- HW and SW based implementation of Canny Edge Detection Algorithm.☆12Updated 7 years ago
- Computer Architecture -VLSI -Verilog Codes-Xilinx-Irsim☆13Updated 4 years ago
- MatchLib Connections Toolkit - example designs leveraging Connections☆13Updated last month
- FPGA纯逻辑实现modbus通 信☆20Updated 2 years ago
- 基于FPGA-Pynq的车牌识别系统。The LPR system of FPGA-Pynq☆11Updated 6 years ago
- Polar codes are error correction codes developed by Erdal Arikan which achieves channel capacity and its reduced complexity makes it more…☆17Updated 3 years ago