Alternatives and similar repositories for xilinx-ethash

Users that are interested in xilinx-ethash are comparing it to the libraries listed below

• ubimust / ETHMiner-OpenCL-FPGA-Mining-OpenCL-Accelerators-Xilinx-Alveo-U200-Serie
  OpenCL FPGA Mining on Xilinx Alveo u200 u250 u280 FPGA Cards
  ☆32Updated 6 years ago
• Xilinx / blockchainacceleration
  ☆44Updated 3 years ago
• SquirrelsResearch / ethminer-sqrl
  SQRL Port of ethminer
  ☆11Updated 4 years ago
• ubimust / Alveo-U200-U250-U280-Mining-Operations-Mandatory-Knowledge
  Ubimust LTD FPGA MINING - Xilinx Alveo U200 - What you need to achieve efficient FPGA Mining.
  ☆17Updated 6 years ago
• mkhaled87 / ethminer_fpga
  A fork of Ethereum miner with OpenCL-based FPGA mining support (currently Intel FPGAs).
  ☆43Updated 4 years ago
• Maetti79 / ethminer
  Maetti's Fork (Ethereum) + Altera/Intel OpenCL(FPGA)
  ☆41Updated 4 years ago
• altASIC / Open-CryptoNight-ASIC
  Open source hardware implementation of classic CryptoNight
  ☆38Updated 2 years ago
• adsc-hls / fcuda
  The FCUDA CUDA-to-RTL compiler
  ☆20Updated 8 years ago
• mih0 / FPGA_Mining_AWS
  Example verilog / miner for crypto mining using AWS F1 instances
  ☆30Updated 6 years ago
• d953i / Custom_Part_Data_Files
  Xilinx PCIe to MIG DDR4 example designs and custom part data files
  ☆38Updated last year
• rkharris12 / fpga_bitcoin_miner
  ☆58Updated 3 years ago
• unixb0y / SystemVerilogSHA256
  SHA256 in (System-) Verilog / Open Source FPGA Miner
  ☆78Updated 7 years ago
• cornell-zhang / facedetect-fpga
  ☆45Updated 5 years ago
• stremovsky / moneroasic
  Cryptonight Monero Verilog code for ASIC
  ☆20Updated 7 years ago
• hlslibs / hls_tutorials
  Tutorials on HLS Design
  ☆51Updated 5 years ago
• ZcashFoundation / zcash-fpga
  Zcash FPGA acceleration engine
  ☆124Updated 4 years ago
• stiggy87 / ZynqBTC
  A Bitcoin miner for the Zynq chip utilizing the Zedboard.
  ☆106Updated last year
• Xilinx / SDSoC_Examples
  ☆84Updated 4 years ago
• thinkoco / c5soc_opencl
  DE1SOC DE10-NANO DE10-Standard OpenCL hardware that support VGA and desktop. And Some applications such as usb camera YUYV to RGB , Sobel…
  ☆91Updated 4 years ago
• NextDesignSolutions / NextJtag
  Releases for the NextJTAG tool
  ☆23Updated 3 years ago
• 0x2fed / FPGA-Keccak-Miner
  ☆19Updated 7 years ago
• AcceleratedCloud / SPynq
  Spark on Pynq
  ☆47Updated 5 years ago
• UCLA-VAST / AutoBridge
  [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.
  ☆122Updated 2 years ago
• Xilinx / SDSoC-Tutorials
  SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials
  ☆154Updated 5 years ago
• chenhaoc / cnnhwpe
  ☆66Updated 3 years ago
• xliu0709 / WinoCNN
  An HLS based winograd systolic CNN accelerator
  ☆52Updated 3 years ago
• rapidstream-org / rapidstream-tapa
  RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.
  ☆170Updated this week
• Zaoldyeckk / High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS
  This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…
  ☆53Updated 6 years ago
• Xilinx / Vitis_Embedded_Platform_Source
  ☆127Updated 6 months ago
• aionnetwork / aion_epic_fpgaminer
  FPGA referrence implementation for aion equihash 2109
  ☆14Updated 6 years ago