Ed-Yang / xilinx-ethash
Run ethash opencl kernel on Xilinx's Alveo U50
☆17Updated 4 years ago
Alternatives and similar repositories for xilinx-ethash
Users that are interested in xilinx-ethash are comparing it to the libraries listed below
Sorting:
- OpenCL FPGA Mining on Xilinx Alveo u200 u250 u280 FPGA Cards☆32Updated 6 years ago
- ☆44Updated 3 years ago
- Ubimust LTD FPGA MINING - Xilinx Alveo U200 - What you need to achieve efficient FPGA Mining.☆17Updated 6 years ago
- SQRL Port of ethminer☆11Updated 4 years ago
- Example verilog / miner for crypto mining using AWS F1 instances☆30Updated 6 years ago
- A fork of Ethereum miner with OpenCL-based FPGA mining support (currently Intel FPGAs).☆43Updated 4 years ago
- Maetti's Fork (Ethereum) + Altera/Intel OpenCL(FPGA)☆41Updated 4 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆37Updated last year
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆78Updated 7 years ago
- Open source hardware implementation of classic CryptoNight☆38Updated 2 years ago
- Cryptonight Monero Verilog code for ASIC☆20Updated 7 years ago
- ☆46Updated 5 years ago
- Releases for the NextJTAG tool☆23Updated 3 years ago
- SDAccel Development Environment Tutorials☆109Updated 5 years ago
- This project aims at implementing an hardware accelerator peripheral for SHA256 hashing algorithm with AXI4 interfacing with PicoRV32 CPU…☆23Updated 3 years ago
- Tutorials on HLS Design☆51Updated 5 years ago
- FPGA referrence implementation for aion equihash 2109☆14Updated 6 years ago
- ☆87Updated 5 years ago
- SQRL FK33 board files, example designs and scripts.☆17Updated 2 years ago
- ☆19Updated 7 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- Zcash FPGA acceleration engine☆124Updated 4 years ago
- Bitcoin miner for Xilinx FPGAs☆97Updated 11 years ago
- The FCUDA CUDA-to-RTL compiler☆20Updated 8 years ago
- ☆58Updated 3 years ago
- Systolic-array based Deep Learning Accelerator generator☆24Updated 4 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- ☆65Updated 3 years ago
- IC implementation of TPU☆124Updated 5 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆18Updated 5 years ago