Ed-Yang / xilinx-ethashLinks
Run ethash opencl kernel on Xilinx's Alveo U50
☆17Updated 4 years ago
Alternatives and similar repositories for xilinx-ethash
Users that are interested in xilinx-ethash are comparing it to the libraries listed below
Sorting:
- OpenCL FPGA Mining on Xilinx Alveo u200 u250 u280 FPGA Cards☆32Updated 6 years ago
- ☆44Updated 3 years ago
- A fork of Ethereum miner with OpenCL-based FPGA mining support (currently Intel FPGAs).☆43Updated 4 years ago
- Ubimust LTD FPGA MINING - Xilinx Alveo U200 - What you need to achieve efficient FPGA Mining.☆17Updated 6 years ago
- SQRL Port of ethminer☆11Updated 4 years ago
- Maetti's Fork (Ethereum) + Altera/Intel OpenCL(FPGA)☆41Updated 4 years ago
- Releases for the NextJTAG tool☆23Updated 3 years ago
- A Bitcoin miner for the Zynq chip utilizing the Zedboard.☆107Updated 2 years ago
- Open source hardware implementation of classic CryptoNight☆38Updated 2 years ago
- An Open Source FPGA GroestlCoin Miner☆10Updated 7 years ago
- Example verilog / miner for crypto mining using AWS F1 instances☆30Updated 7 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆38Updated last year
- Mining CryptoNight Haven on the Varium C1100☆10Updated 3 years ago
- The FCUDA CUDA-to-RTL compiler☆20Updated 9 years ago
- ☆65Updated 3 years ago
- ☆19Updated 7 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- E300 Development☆11Updated last year
- FPGA referrence implementation for aion equihash 2109☆14Updated 7 years ago
- Hardware implementation of the SHA-256 cryptographic hash function☆349Updated 3 weeks ago
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆62Updated 7 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆80Updated 7 years ago
- Cryptonight Monero Verilog code for ASIC☆20Updated 7 years ago
- ☆118Updated 4 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆322Updated 6 months ago
- Tutorials on HLS Design☆52Updated 5 years ago
- SDAccel Examples☆358Updated 3 years ago
- Support material for the Building Accelerated Applications with Vitis webinar series☆17Updated 4 years ago
- SDAccel Development Environment Tutorials☆109Updated 5 years ago
- 100 Gbps TCP/IP stack for Vitis shells☆214Updated last year