Ed-Yang / xilinx-ethashLinks
Run ethash opencl kernel on Xilinx's Alveo U50
☆17Updated 4 years ago
Alternatives and similar repositories for xilinx-ethash
Users that are interested in xilinx-ethash are comparing it to the libraries listed below
Sorting:
- OpenCL FPGA Mining on Xilinx Alveo u200 u250 u280 FPGA Cards☆32Updated 6 years ago
- ☆44Updated 3 years ago
- A fork of Ethereum miner with OpenCL-based FPGA mining support (currently Intel FPGAs).☆43Updated 4 years ago
- Ubimust LTD FPGA MINING - Xilinx Alveo U200 - What you need to achieve efficient FPGA Mining.☆17Updated 6 years ago
- Maetti's Fork (Ethereum) + Altera/Intel OpenCL(FPGA)☆41Updated 4 years ago
- Open source hardware implementation of classic CryptoNight☆38Updated 2 years ago
- SQRL Port of ethminer☆11Updated 4 years ago
- The FCUDA CUDA-to-RTL compiler☆20Updated 9 years ago
- Example verilog / miner for crypto mining using AWS F1 instances☆30Updated 7 years ago
- A litecoin scrypt miner implemented with FPGA on-chip memory.☆288Updated 10 years ago
- Bitcoin miner for Xilinx FPGAs☆97Updated 12 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆38Updated last year
- ☆62Updated 3 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆79Updated 7 years ago
- An Open Source FPGA GroestlCoin Miner☆10Updated 7 years ago
- Releases for the NextJTAG tool☆23Updated 3 years ago
- A Bitcoin miner for the Zynq chip utilizing the Zedboard.☆107Updated last year
- ☆19Updated 7 years ago
- Mining CryptoNight Haven on the Varium C1100☆10Updated 3 years ago
- Hardware implementation of the SHA-256 cryptographic hash function☆345Updated 3 weeks ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆261Updated 2 years ago
- FPGA referrence implementation for aion equihash 2109☆14Updated 6 years ago
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆62Updated 7 years ago
- A completely open source implementation of a Bitcoin Miner for Altera FPGAs. This project hopes to promote the free and open development …☆51Updated 12 years ago
- Cryptonight Monero Verilog code for ASIC☆20Updated 7 years ago
- Tutorials on HLS Design☆52Updated 5 years ago
- ☆66Updated 3 years ago
- DE1SOC DE10-NANO DE10-Standard OpenCL hardware that support VGA and desktop. And Some applications such as usb camera YUYV to RGB , Sobel…☆91Updated 4 years ago
- IC implementation of TPU☆127Updated 5 years ago
- This project aims at implementing an hardware accelerator peripheral for SHA256 hashing algorithm with AXI4 interfacing with PicoRV32 CPU…☆25Updated 3 years ago