Alternatives and similar repositories for xilinx-ethash

Users that are interested in xilinx-ethash are comparing it to the libraries listed below

• ubimust / ETHMiner-OpenCL-FPGA-Mining-OpenCL-Accelerators-Xilinx-Alveo-U200-Serie
  OpenCL FPGA Mining on Xilinx Alveo u200 u250 u280 FPGA Cards
  ☆32Updated 6 years ago
• Xilinx / blockchainacceleration
  ☆44Updated 4 years ago
• mkhaled87 / ethminer_fpga
  A fork of Ethereum miner with OpenCL-based FPGA mining support (currently Intel FPGAs).
  ☆43Updated 4 years ago
• SquirrelsResearch / ethminer-sqrl
  SQRL Port of ethminer
  ☆11Updated 4 years ago
• Maetti79 / ethminer
  Maetti's Fork (Ethereum) + Altera/Intel OpenCL(FPGA)
  ☆41Updated 4 years ago
• d953i / Custom_Part_Data_Files
  Xilinx PCIe to MIG DDR4 example designs and custom part data files
  ☆39Updated last year
• NextDesignSolutions / NextJtag
  Releases for the NextJTAG tool
  ☆23Updated 3 years ago
• altASIC / Open-CryptoNight-ASIC
  Open source hardware implementation of classic CryptoNight
  ☆37Updated 2 years ago
• ubimust / Alveo-U200-U250-U280-Mining-Operations-Mandatory-Knowledge
  Ubimust LTD FPGA MINING - Xilinx Alveo U200 - What you need to achieve efficient FPGA Mining.
  ☆17Updated 6 years ago
• adsc-hls / fcuda
  The FCUDA CUDA-to-RTL compiler
  ☆20Updated 9 years ago
• rkharris12 / fpga_bitcoin_miner
  ☆68Updated 3 years ago
• mih0 / FPGA_Mining_AWS
  Example verilog / miner for crypto mining using AWS F1 instances
  ☆30Updated 7 years ago
• UCLA-VAST / AutoBridge
  [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.
  ☆127Updated 2 years ago
• stiggy87 / ZynqBTC
  A Bitcoin miner for the Zynq chip utilizing the Zedboard.
  ☆107Updated 2 years ago
• aionnetwork / aion_epic_fpgaminer
  FPGA referrence implementation for aion equihash 2109
  ☆15Updated 7 years ago
• unixb0y / SystemVerilogSHA256
  SHA256 in (System-) Verilog / Open Source FPGA Miner
  ☆82Updated 7 years ago
• Xilinx / HLS_arbitrary_Precision_Types
  ☆47Updated 2 years ago
• 0x2fed / FPGA-GroestlCoin-Miner
  An Open Source FPGA GroestlCoin Miner
  ☆10Updated 7 years ago
• hpb-project / TOE
  TCP Offload Engine
  ☆76Updated 8 years ago
• pedrorivera / SiaFpgaMiner
  VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin
  ☆63Updated 7 years ago
• secworks / sha256
  Hardware implementation of the SHA-256 cryptographic hash function
  ☆363Updated 4 months ago
• hlslibs / hls_tutorials
  Tutorials on HLS Design
  ☆52Updated 5 years ago
• definelicht / hlslib
  A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.
  ☆331Updated 10 months ago
• stremovsky / moneroasic
  Cryptonight Monero Verilog code for ASIC
  ☆20Updated 7 years ago
• Xilinx / DPU-PYNQ
  DPU on PYNQ
  ☆232Updated 3 months ago
• UCLA-VAST / tapa
  TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.
  ☆175Updated 3 months ago
• thinkoco / c5soc_opencl
  DE1SOC DE10-NANO DE10-Standard OpenCL hardware that support VGA and desktop. And Some applications such as usb camera YUYV to RGB , Sobel…
  ☆95Updated 5 years ago
• KULeuven-COSIC / CryptoNightHaven-FPGA-miner
  Mining CryptoNight Haven on the Varium C1100
  ☆10Updated 3 years ago
• fpgasystems / Vitis_with_100Gbps_TCP-IP
  100 Gbps TCP/IP stack for Vitis shells
  ☆223Updated last year
• gewuek / vitis_ai_custom_platform_flow
  This project is trying to create a base vitis platform to run with DPU
  ☆48Updated 5 years ago