michaelliao / learn-verilog

Related projects: ⓘ

• xiaowuzxc / SparrowRV
  An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.
  ☆51Updated last year
• zhouqinghua / zqh_riscv
  zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…
  ☆33Updated 3 years ago
• zhangly / azpr_cpu
  用Altera FPGA芯片自制CPU
  ☆38Updated 10 years ago
• freecores / 8051
  8051 core
  ☆92Updated 10 years ago
• Nuclei-Software / nuclei-board-labs
  Nuclei Board Labs
  ☆52Updated 8 months ago
• risclite / ARM9-compatible-soft-CPU-core
  This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…
  ☆72Updated 3 years ago
• PerfXLab / X-Core
  ☆29Updated this week
• czy78963 / ZYNQ7020-LinuxDrv-LearningRecord
  基于ALINX-AX7020平台的Linux驱动开发学习。
  ☆41Updated 4 years ago
• jerry-jho / pyriscv
  A RISCV Emulator written in Python
  ☆43Updated last year
• ian-lab / my_CortexM3
  ☆17Updated 3 years ago
• tastynoob / ritter-soc
  a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog
  ☆20Updated last year
• kaito0422 / Nexy4-DDR-ARM-Cortex-M3-system-for-ARM-core-
  给定ARM Cortex-M3的软核，扩展周围的AMBA总线以及基本外设，完成在上面的汇编以及C语言的执行
  ☆13Updated 5 years ago
• wuhanstudio / picorv32_tang
  A 32-bit RISC-V SoC on FPGA that supports RT-Thread.
  ☆22Updated 11 months ago
• microdynamics-cpu / tree-core-ide
  The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…
  ☆98Updated 2 years ago
• suisuisi / FPGAandPeripheralInterface
  Peripheral Interface of FPGA
  ☆31Updated 3 years ago
• muzilinxi90 / OpenMIPS
  OpenMIPS——《自己动手写CPU》处理器部分
  ☆21Updated 7 years ago
• RPG-7 / SoC-KC-LS1u
  As a salute to the guy who inspired me to become EE engineer. This is the RTL version of his homebrew CPU core (KC-LS1u)
  ☆16Updated 8 months ago
• jaruiz / light52
  Yet another free 8051 FPGA core
  ☆28Updated 6 years ago
• risclite / R8051
  8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.
  ☆161Updated 4 years ago
• LoveLonelyTime / LLTRISC-V
  LoveLonelyTime's RISC-V core basic version, RV32I, five pipeline stages.
  ☆16Updated 5 months ago
• C-L-G / My_Opensource_AZPR_SOC
  根据最近看的一本书编写的对应RTL以及Testbench
  ☆18Updated 7 years ago
• rockcarry / ffvm
  a riscv32 rv32imc emulator written in c.
  ☆31Updated 3 weeks ago
• telos27 / rvsim
  Simple RV32I simulator in C
  ☆17Updated 7 months ago
• lingscale / cc01
  ☆31Updated last year
• NingHeChuan / Open-FPGA
  Devotes to open source FPGA
  ☆28Updated 4 years ago
• whik / cortex_m3_on_xc7a100t
  ☆15Updated 2 years ago
• xiesicong / Cortex_m0
  Cortex_m0软核源码，可以在FPGA上直接跑，包含UART、定时器这些外设，可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书
  ☆21Updated 3 years ago
• WangXuan95 / FPGA-HDMI
  FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器
  ☆27Updated 2 months ago
• wuhanstudio / hbird_e203_tang
  A 32bit RISC-V SoC on FPGA (EG4S20) that supports RT-Thread.
  ☆12Updated 3 years ago
• Lichee-Pi / Tang_FPGA_Examples
  LicheeTang FPGA Examples
  ☆119Updated 4 years ago