michaelliao / learn-verilog
Learn Verilog
☆35Updated 2 weeks ago
Alternatives and similar repositories for learn-verilog
Users that are interested in learn-verilog are comparing it to the libraries listed below
Sorting:
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆37Updated 3 years ago
- 用Altera FPGA芯片自制CPU☆41Updated 10 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆62Updated 2 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆28Updated last year
- ☆19Updated 4 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆55Updated 10 months ago
- Peripheral Interface of FPGA☆37Updated 3 years ago
- 8051 core☆104Updated 10 years ago
- 基于ALINX-AX7020平台的Linux驱动开发学习。☆48Updated 5 years ago
- Yet another free 8051 FPGA core☆34Updated 6 years ago
- 给定ARM Cortex-M3的软核，扩展周围的AMBA总线以及基本外设，完成在上面的汇编以及C语言的执行☆17Updated 5 years ago
- Simple RV32I simulator in C☆19Updated last year
- As a salute to the guy who inspired me to become EE engineer. This is the RTL version of his homebrew CPU core (KC-LS1u)☆16Updated last year
- PaserTech PaskiSoC 一个低成本的riscv soc实现, 支持32bit linux with mmu☆17Updated 2 years ago
- Cortex_m0软核源码，可以在FPGA上直接跑，包含UART、定时器这些外设，可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书☆23Updated 4 years ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆23Updated last year
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆82Updated 4 years ago
- Nuclei Board Labs☆58Updated last year
- Pan's 1st Gen RISC-V SoC, contains a 12T multicycle RISC-V32ia core, with an EMIF-like simple bus☆16Updated 4 years ago
- ZC RISCV CORE☆13Updated 5 years ago
- a riscv32 rv32imc emulator written in c.☆33Updated 8 months ago
- 使用verilog编写sdram控制器☆12Updated 5 years ago
- A 32bit RISC-V SoC on FPGA (EG4S20) that supports RT-Thread.☆12Updated 4 years ago
- ☆16Updated 3 years ago
- ☆31Updated 2 months ago
- ☆64Updated 3 months ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆37Updated last year
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆26Updated 6 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆105Updated 2 years ago
- 软件无线电，使用FPGA进行正交解调。☆21Updated 6 years ago