michaelliao / learn-verilogLinks
Learn Verilog
☆35Updated 8 months ago
Alternatives and similar repositories for learn-verilog
Users that are interested in learn-verilog are comparing it to the libraries listed below
Sorting:
- ☆64Updated 11 months ago
- 用Altera FPGA芯片自制CPU☆43Updated 11 years ago
- 基于ALINX-AX7020平台的Linux驱动开发学习。☆53Updated 5 years ago
- 8051 core☆109Updated 11 years ago
- 给定ARM Cortex-M3的软核,扩展周围的AMBA总线以及基本外设,完成在上面的汇编以及C语言的执行☆19Updated 6 years ago
- A RISCV Emulator written in Python☆46Updated 2 years ago
- a riscv32 rv32imc emulator written in c.☆33Updated 5 months ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆196Updated 6 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆72Updated 2 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆29Updated 2 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆39Updated 4 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆82Updated last year
- GoWin FPGA implement nes/fc☆14Updated 2 years ago
- A 32bit RISC-V SoC on FPGA (EG4S20) that supports RT-Thread.☆12Updated 4 years ago
- 一个FPGA核心板设计,体积小、低成本、易用、扩展性强。☆88Updated 2 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆90Updated 5 years ago
- OpenFPGA ICE40UP5K☆35Updated 5 years ago
- ☆14Updated 6 years ago
- Peripheral Interface of FPGA☆41Updated 4 years ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Updated 5 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆78Updated 4 years ago
- Light-weight RISC-V RV32IMC microcontroller core.☆104Updated 8 years ago
- 软件无线电,使用FPGA进行正交解调。☆22Updated 6 years ago
- FPGA Technology Exchange Group相关文件管理☆55Updated this week
- turbo 8051☆29Updated 8 years ago
- 【例程】国产高云FPGA 开发板及其工程☆41Updated last year
- ☆34Updated 4 years ago
- LicheeTang FPGA Examples☆124Updated 6 years ago
- As a salute to the guy who inspired me to become EE engineer. This is the RTL version of his homebrew CPU core (KC-LS1u)☆16Updated 2 months ago
- 本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互,CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程: 1. 链路初始化: 在上位机完成USB固件的下载,并读取…☆29Updated 10 years ago