michaelliao / learn-verilogLinks
Learn Verilog
☆35Updated 7 months ago
Alternatives and similar repositories for learn-verilog
Users that are interested in learn-verilog are comparing it to the libraries listed below
Sorting:
- 8051 core☆109Updated 11 years ago
- 用Altera FPGA芯片自制CPU☆43Updated 11 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆196Updated 6 years ago
- A RISCV Emulator written in Python☆46Updated 2 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆72Updated 2 years ago
- a riscv32 rv32imc emulator written in c.☆33Updated 4 months ago
- turbo 8051☆29Updated 8 years ago
- 给定ARM Cortex-M3的软核,扩展周围的AMBA总线以及基本外设,完成在上面的汇编以及C语言的执行☆19Updated 6 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆29Updated 2 years ago
- ☆64Updated 10 months ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆89Updated 5 years ago
- GoWin FPGA implement nes/fc☆14Updated 2 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆80Updated last year
- Light-weight RISC-V RV32IMC microcontroller core.☆104Updated 8 years ago
- 基于ALINX-AX7020平台的Linux驱动开发学习。☆52Updated 5 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆34Updated 5 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆113Updated 3 years ago
- ☆32Updated 4 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆39Updated 4 years ago
- LicheeTang 蜂鸟E203 Core☆199Updated 6 years ago
- OpenFPGA ICE40UP5K☆35Updated 5 years ago
- The GNU MCU Eclipse RISC-V Embedded GCC☆78Updated 6 years ago
- Peripheral Interface of FPGA☆40Updated 4 years ago
- ☆14Updated 8 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆77Updated 4 years ago
- Linux0.11 with MMU for K210(RISC-V) Version☆90Updated 5 years ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Updated 5 years ago
- FPGA implementation of the 8051 Microcontroller (Verilog)☆52Updated 11 years ago
- As a salute to the guy who inspired me to become EE engineer. This is the RTL version of his homebrew CPU core (KC-LS1u)☆16Updated last month
- All About HDL☆39Updated 6 years ago