Alternatives and similar repositories for learn-verilog

Users that are interested in learn-verilog are comparing it to the libraries listed below

• freecores / 8051
  8051 core
  ☆109Updated 11 years ago
• zhangly / azpr_cpu
  用Altera FPGA芯片自制CPU
  ☆42Updated 11 years ago
• verimake-team / SparkRoad-V
  ☆64Updated 9 months ago
• czy78963 / ZYNQ7020-LinuxDrv-LearningRecord
  基于ALINX-AX7020平台的Linux驱动开发学习。
  ☆50Updated 5 years ago
• wuhanstudio / picorv32_tang
  A 32-bit RISC-V SoC on FPGA that supports RT-Thread.
  ☆28Updated 2 years ago
• kaito0422 / Nexy4-DDR-ARM-Cortex-M3-system-for-ARM-core-
  给定ARM Cortex-M3的软核，扩展周围的AMBA总线以及基本外设，完成在上面的汇编以及C语言的执行
  ☆19Updated 6 years ago
• risclite / R8051
  8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.
  ☆193Updated 6 years ago
• suisuisi / FPGAandPeripheralInterface
  Peripheral Interface of FPGA
  ☆40Updated 4 years ago
• rgwan / kamikaze
  Light-weight RISC-V RV32IMC microcontroller core.
  ☆104Updated 8 years ago
• xiaowuzxc / SparrowRV
  An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.
  ☆67Updated 2 years ago
• BitOpenFPGA / OpenICE
  OpenFPGA ICE40UP5K
  ☆35Updated 5 years ago
• WangXuan95 / FPGA-HDMI
  An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器
  ☆77Updated last year
• rockcarry / ffvm
  a riscv32 rv32imc emulator written in c.
  ☆33Updated 3 months ago
• Lichee-Pi / Tang_E203_Mini
  LicheeTang 蜂鸟E203 Core
  ☆198Updated 6 years ago
• jerry-jho / pyriscv
  A RISCV Emulator written in Python
  ☆46Updated 2 years ago
• freecores / turbo8051
  turbo 8051
  ☆29Updated 8 years ago
• suisuisi / FPGAandUSB3.0
  FPGA和USB3.0桥片实现USB3.0通信
  ☆75Updated 3 years ago
• jaruiz / light52
  Yet another free 8051 FPGA core
  ☆36Updated 7 years ago
• tastynoob / ritter-soc
  a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog
  ☆23Updated 2 years ago
• risclite / ARM9-compatible-soft-CPU-core
  This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…
  ☆89Updated 5 years ago
• ultraembedded / fpga_test_soc
  A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)
  ☆33Updated 5 years ago
• zhouqinghua / zqh_riscv
  zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…
  ☆38Updated 4 years ago
• antmicro / openssd-nvme
  ☆31Updated 4 years ago
• AIOT-CAT / xvcd-ch347
  CH347 Xilinx Virtual Cable
  ☆27Updated 2 months ago
• bigmagic123 / d1-nezha-baremeta
  riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)
  ☆84Updated 3 years ago
• lajanugen / 8051
  FPGA implementation of the 8051 Microcontroller (Verilog)
  ☆50Updated 11 years ago
• rongcuid / riscv-megaproject
  A series of (practise) projects of RISC-V cores. All cores will support at least the I instruction set. Expect bugs/limitations for earli…
  ☆28Updated 6 years ago
• wuhanstudio / hbird_e203_tang
  A 32bit RISC-V SoC on FPGA (EG4S20) that supports RT-Thread.
  ☆12Updated 4 years ago
• DeamonYang / FPGA_SDR
  软件无线电，使用FPGA进行正交解调。
  ☆22Updated 6 years ago
• RPG-7 / SoC-KC-LS1u
  As a salute to the guy who inspired me to become EE engineer. This is the RTL version of his homebrew CPU core (KC-LS1u)
  ☆16Updated last week