Learn Verilog
☆37Apr 27, 2025Updated last year
Alternatives and similar repositories for learn-verilog
Users that are interested in learn-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 7 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆42Sep 21, 2021Updated 5 years ago
- ☆10Oct 4, 2019Updated 7 years ago
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Dec 14, 2019Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Load bitstream to AG1K series FPGA using CH552☆12Nov 19, 2021Updated 4 years ago
- 使用verilog编写sdram控制器☆13Jun 22, 2019Updated 7 years ago
- DMA Project using Verilog HDL☆15Dec 26, 2019Updated 6 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆20Jul 23, 2022Updated 4 years ago
- ☆17Feb 16, 2023Updated 3 years ago
- ☆19Aug 22, 2022Updated 4 years ago
- JPEG Encoder for Cortex-M☆14Sep 2, 2016Updated 10 years ago
- OpenPnP Feeder utility scripts and script for importing KiCad PCB directly into OpenPnP☆18Mar 9, 2026Updated 7 months ago
- ☆15Aug 5, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆65Jan 16, 2025Updated last year
- ☆12Jul 20, 2022Updated 4 years ago
- A far more light version anlogic-jtag cable with some enhanced functions.☆56Aug 26, 2024Updated 2 years ago
- practice configure AHB-Lite bus protocol☆20Mar 11, 2019Updated 7 years ago
- ☆19Jun 3, 2019Updated 7 years ago
- Verilog Implementation of Otsu's algorithm☆14Jan 18, 2020Updated 6 years ago
- A human detection system is developed on Matlab and FPGA: The 130x66 RGB pixels of static input image was attracted features and classifi…☆12Jan 5, 2023Updated 3 years ago
- 0816 SMT Automatic Feeder modified to work with the OpuloPNP. Custom firmware written for an arduino nano with a servo sheild can run 12 …☆19Apr 7, 2022Updated 4 years ago
- ☆11Jun 28, 2020Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆20Jan 27, 2023Updated 3 years ago
- it is a set for all the respository of the project.☆100Jul 23, 2019Updated 7 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆22Mar 22, 2023Updated 3 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆77Jun 16, 2022Updated 4 years ago
- arduino inkshield+5 button code for printing multiple messages☆12Jun 17, 2016Updated 10 years ago
- Mechanic Parts of the 3d printed automatic smt feeder for OpenPnP.☆23Mar 21, 2020Updated 6 years ago
- MIDI电子乐器，ESP32、MicroPython☆10Jun 27, 2021Updated 5 years ago
- ☆10Mar 10, 2023Updated 3 years ago
- ☆18Jan 31, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- AHB-APB Bridge RTL Design☆16Apr 19, 2018Updated 8 years ago
- JPEG图像压缩在STM32平台的实现，包含主要算法，但未创建文件信息部分，不是严格意义上的JPEG。☆18Aug 28, 2019Updated 7 years ago
- Single Port RAM, Dual Port RAM, FIFO☆34May 17, 2022Updated 4 years ago
- ☆18Mar 30, 2025Updated last year
- my rc files☆12Mar 16, 2016Updated 10 years ago
- esp01s 网络天气时钟，web配网☆12Jul 15, 2021Updated 5 years ago
- PCI bridge☆20Jul 17, 2014Updated 12 years ago