michaelliao / learn-verilog
Learn Verilog
☆35Updated 2 years ago
Alternatives and similar repositories for learn-verilog:
Users that are interested in learn-verilog are comparing it to the libraries listed below
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆58Updated 2 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆34Updated 3 years ago
- 基于ALINX-AX7020平台的Linux驱动开发学习。☆45Updated 4 years ago
- 8051 core☆102Updated 10 years ago
- 用Altera FPGA芯片自制CPU☆40Updated 10 years ago
- Peripheral Interface of FPGA☆34Updated 3 years ago
- Yet another free 8051 FPGA core☆31Updated 6 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆26Updated last year
- a riscv32 rv32imc emulator written in c.☆33Updated 5 months ago
- A 32bit RISC-V SoC on FPGA (EG4S20) that supports RT-Thread.☆12Updated 4 years ago
- PaserTech PaskiSoC 一个低成本的riscv soc实现, 支持32bit linux with mmu☆17Updated 2 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆77Updated 4 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆44Updated 7 months ago
- A RISCV Emulator written in Python☆44Updated 2 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆101Updated 2 years ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆21Updated last year
- Nuclei Board Labs☆56Updated last year
- Cortex_m0软核源码，可以在FPGA上直接跑，包含UART、定时器这些外设，可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书☆23Updated 3 years ago
- 给定ARM Cortex-M3的软核，扩展周围的AMBA总线以及基本外设，完成在上面的汇编以及C语言的执行☆17Updated 5 years ago
- Simple RV32I simulator in C☆19Updated 11 months ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆167Updated 5 years ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Updated 4 years ago
- 适用于FPGA——利用串口通信接收幅度频率信息数据帧，控制DA输出相应正弦信号☆9Updated 5 years ago
- riscv资料、论文等☆141Updated 6 years ago
- OpenMIPS——《自己动手写CPU》处理器部分☆22Updated 7 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆59Updated 3 years ago
- As a salute to the guy who inspired me to become EE engineer. This is the RTL version of his homebrew CPU core (KC-LS1u)☆16Updated last year
- Light-weight RISC-V RV32IMC microcontroller core.☆104Updated 7 years ago
- ☆18Updated 5 years ago
- 平头哥无剑100开源SoC平台（双核E902，安全启动，BootROM，IOPMP，Mailbox，RSA-2048，SHA-2， WS2812，Flash）☆18Updated last year