michaelliao / learn-verilogLinks
Learn Verilog
☆35Updated 2 months ago
Alternatives and similar repositories for learn-verilog
Users that are interested in learn-verilog are comparing it to the libraries listed below
Sorting:
- 8051 core☆107Updated 10 years ago
- PaserTech PaskiSoC 一个低成本的riscv soc实现, 支持32bit linux with mmu☆19Updated last month
- 用Altera FPGA芯片自制CPU☆41Updated 10 years ago
- Light-weight RISC-V RV32IMC microcontroller core.☆104Updated 8 years ago
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆185Updated 5 years ago
- ☆64Updated 6 months ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆62Updated 2 years ago
- 给定ARM Cortex-M3的软核，扩展周围的AMBA总线以及基本外设，完成在上面的汇编以及C语言的执行☆18Updated 5 years ago
- 基于ALINX-AX7020平台的Linux驱动开发学习。☆46Updated 5 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆37Updated 3 years ago
- riscv资料、论文等☆143Updated 6 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆28Updated last year
- As a salute to the guy who inspired me to become EE engineer. This is the RTL version of his homebrew CPU core (KC-LS1u)☆17Updated last year
- Devotes to open source FPGA☆29Updated 5 years ago
- Cortex_m0软核源码，可以在FPGA上直接跑，包含UART、定时器这些外设，可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书☆23Updated 4 years ago
- Peripheral Interface of FPGA☆38Updated 4 years ago
- A RISCV Emulator written in Python☆45Updated 2 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆88Updated 4 years ago
- Yet another free 8051 FPGA core☆35Updated 6 years ago
- a riscv32 rv32imc emulator written in c.☆33Updated 10 months ago
- ☆14Updated 2 years ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆23Updated last year
- riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)☆81Updated 3 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- Nuclei Board Labs☆60Updated last year
- Linux0.11 with MMU for K210(RISC-V) Version☆90Updated 5 years ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆173Updated 4 years ago
- Verilog极简教程☆36Updated 6 years ago
- ☆20Updated 4 years ago
- ☆31Updated 4 months ago