HuffieWang / STM32F4-JPEG
JPEG图像压缩在STM32平台的实现,包含主要算法,但未创建文件信息部分,不是严格意义上的JPEG。
☆16Updated 5 years ago
Alternatives and similar repositories for STM32F4-JPEG:
Users that are interested in STM32F4-JPEG are comparing it to the libraries listed below
- ☆14Updated 5 years ago
- ☆63Updated 3 months ago
- fpga jtag hardware☆21Updated 2 years ago
- ☆37Updated 4 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆21Updated last month
- xilxin download tools☆51Updated 5 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆12Updated 5 years ago
- A hardware MJPEG encoder and RTP transmitter☆38Updated 5 years ago
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆34Updated 3 years ago
- 用于xilinx平台的简易自制下载器。☆95Updated 4 years ago
- Altera USB Blaster porting to Artery AT32F425 and WCH CH32V203.☆20Updated last year
- Simple mono FM Radio.☆47Updated 8 years ago
- simple DSO over Wi-Fi☆110Updated 8 years ago
- 平头哥无剑100开源SoC平台(双核E902,安全启动,BootROM,IOPMP,Mailbox,RSA-2048,SHA-2, WS2812,Flash)☆18Updated last year
- Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S)☆29Updated 5 years ago
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Updated 4 years ago
- SEA-S7_gesture recognition☆15Updated 4 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆28Updated last year
- turbo 8051☆29Updated 7 years ago
- Wireless JTAG 'cable' for Xilinx FPGAs. This is an 'English fork' of https://github.com/ciniml/xvc-esp32 project.☆106Updated 3 years ago
- 一个FPGA核心板设计,体积小、低成本、易用、扩展性强。☆82Updated last year
- An open source FPGA design for DSLogic☆151Updated 10 years ago
- xilinx的zynq开源硬件和软件☆17Updated 4 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆13Updated last year
- Application software for Scopy MVP: FPGA PS, PL, and microcontroller firmware☆71Updated 4 years ago
- A Voila-Jones face detector hardware implementation☆32Updated 6 years ago
- USB 2.0 Device IP Core☆65Updated 7 years ago
- Binary blob for Anlogic USB-JTAG adapter (temporary), We should figure out much better solution next year.☆18Updated 6 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆64Updated 2 years ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Updated 4 years ago