Alternatives and similar repositories for musl-riscv-toolchain

Users that are interested in musl-riscv-toolchain are comparing it to the libraries listed below

• michaeljclark / busybear-linux
  busybear-linux is a tiny RISC-V Linux root filesystem image that targets the VirtIO board in riscv-qemu.
  ☆98Updated last year
• ultraembedded / riscv-linux-boot
  Trivial RISC-V Linux binary bootloader
  ☆51Updated 4 years ago
• michaelengel / xv6-d1
  Port of MIT's xv6 OS to the Nezha RISC-V board with Allwinner D1 SoC
  ☆107Updated 3 years ago
• janvrany / riscv-debian
  A set of scripts to build a (somewhat) working Debian image for RISC-V.
  ☆34Updated 2 years ago
• jborza / emuriscv
  RISC-V emulator in C
  ☆33Updated 4 years ago
• riscv-non-isa / riscv-device-tree-doc
  RISC-V Specific Device Tree Documentation
  ☆42Updated last year
• kvm-riscv / howto
  KVM RISC-V HowTOs
  ☆47Updated 3 years ago
• mausimus / rvcc
  Standalone C compiler for RISC-V and ARM
  ☆95Updated last year
• riscvarchive / riscv-platform-specs
  RISC-V Profiles and Platform Specification
  ☆116Updated 2 years ago
• riscv-mcu / riscv-gnu-toolchain
  GNU toolchain for RISC-V, including GCC. Tweaked for microcontrollers.
  ☆33Updated last month
• franzflasch / linux_for_riscv_em
  Scripts to automate building linux images for my emulator riscv_em
  ☆16Updated 2 years ago
• starfive-tech / meta-starfive
  StarFive OpenEmbedded Layer
  ☆16Updated 8 months ago
• riscvarchive / riscv-newlib
  RISC-V port of newlib
  ☆101Updated 3 years ago
• riscv / riscv-test-env
  ☆51Updated 2 months ago
• starfive-tech / JH7100_Docs
  ☆62Updated 4 years ago
• rtfb / riscv-hobby-os
  ☆29Updated last year
• sifiveinc / meta-sifive
  SiFive OpenEmbedded / Yocto BSP Layer
  ☆54Updated 2 weeks ago
• emb-riscv / specs-markdown
  The preliminary 'RISC-V microcontroller profile' specs; for convenience, use markdown.
  ☆28Updated 3 years ago
• riscvarchive / riscv-fesvr
  RISC-V Frontend Server
  ☆64Updated 6 years ago
• lcbcFoo / ReonV
  ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 archite…
  ☆78Updated 3 years ago
• noteed / riscv-hello-asm
  Bare metal RISC-V assembly hello world
  ☆63Updated 4 years ago
• openrisc / or1k-gcc
  GCC port for OpenRISC 1000
  ☆25Updated 8 months ago
• hex-five / multizone-sdk
  MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…
  ☆86Updated last year
• ArchC / ArchC
  A powerful and modern open-source architecture description language.
  ☆45Updated 8 years ago
• riscv-non-isa / riscv-c-api-doc
  Documentation of the RISC-V C API
  ☆78Updated this week
• x653 / xv6-riscv-fpga
  Build a RISC-V computer system on fpga iCE40HX8K-EVB and run UNIX xv6 using only FOSS (free and open source hard- and software).
  ☆56Updated 2 years ago
• XUANTIE-RV / linux
  Linux kernel source tree
  ☆44Updated 9 months ago
• freecores / sparc64soc
  OpenSPARC-based SoC
  ☆73Updated 11 years ago
• jimix / k42
  K42 Kernel
  ☆31Updated 13 years ago
• riscvarchive / riscv-musl
  musl libc for RISC-V
  ☆84Updated 6 years ago