TerayTech / LTC2208_MODULE_V1Links
hardware project of a ltc2208 breakout board with simple 2 afe circuit selectalbe
☆18Updated 3 years ago
Alternatives and similar repositories for LTC2208_MODULE_V1
Users that are interested in LTC2208_MODULE_V1 are comparing it to the libraries listed below
Sorting:
- Application software for Scopy MVP: FPGA PS, PL, and microcontroller firmware☆79Updated 5 years ago
- This is xc7z020clg400 FPGA hardware core board design☆70Updated 2 years ago
- Wireless JTAG 'cable' for Xilinx FPGAs. This is an 'English fork' of https://github.com/ciniml/xvc-esp32 project.☆126Updated 4 years ago
- Simple mono FM Radio.☆49Updated 9 years ago
- xilxin download tools☆57Updated 6 years ago
- A far more light version anlogic-jtag cable with some enhanced functions.☆52Updated last year
- An ultra-low noise amplifier to measure low-noise LDO/OPA's wide band output noise, and many other interesting measurements. Referred to …☆27Updated 2 years ago
- ☆40Updated 5 years ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆93Updated 4 years ago
- SW SDR☆44Updated 2 years ago
- The program for USB-Blaster Chinese version on STM32 works with☆33Updated 8 years ago
- FTDI EEPROM dumps for common JTAG FPGA programmers☆89Updated 2 years ago
- Scopy MVP Schematics/Hardware Design Files☆65Updated 5 years ago
- 用于xilinx平台的简易自制下载器。☆98Updated 5 years ago
- a simple FPGA xdma demo based Memblaze☆21Updated 2 years ago
- EBAZ4205 BOARD☆212Updated 3 years ago
- 通用IO测试工程,用于捡垃圾测试IO。与BSDL需要对引脚输入不同,该工程只需要确定时钟输入,然后自动向每个IO发送指定字符串,因此只需要将串口接入任意IO查看输出即可☆14Updated 5 months ago
- Design files for sdr5 prototype (Zynq + AD9363)☆107Updated 6 years ago
- A low cost small size USB dev board based on WCH CH552.☆91Updated 2 years ago
- ZYNQ7010-20 开源开发板,经济实惠好吃不贵☆167Updated 3 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆73Updated 3 years ago
- ☆31Updated 5 years ago
- simple DSO over Wi-Fi☆113Updated 9 years ago
- CH55x USB to JTAG bridge☆141Updated 9 months ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆54Updated 4 years ago
- An open source FPGA design for DSLogic☆169Updated 11 years ago
- It started as some general experiments with RF stuff and gradually evolved into a (severely limited) spectrum analyzer.☆48Updated 6 years ago
- CH347 Xilinx Virtual Cable☆32Updated 4 months ago
- fpga jtag hardware☆26Updated 2 years ago
- Digilent JTAG clone hardware + eeprom firmware (.bin)☆71Updated 3 years ago