TerayTech / LTC2208_MODULE_V1Links
hardware project of a ltc2208 breakout board with simple 2 afe circuit selectalbe
☆18Updated 3 years ago
Alternatives and similar repositories for LTC2208_MODULE_V1
Users that are interested in LTC2208_MODULE_V1 are comparing it to the libraries listed below
Sorting:
- Application software for Scopy MVP: FPGA PS, PL, and microcontroller firmware☆79Updated 5 years ago
- Simple mono FM Radio.☆49Updated 9 years ago
- This is xc7z020clg400 FPGA hardware core board design☆63Updated 2 years ago
- ☆40Updated 5 years ago
- xilxin download tools☆56Updated 6 years ago
- A far more light version anlogic-jtag cable with some enhanced functions.☆52Updated last year
- Wireless JTAG 'cable' for Xilinx FPGAs. This is an 'English fork' of https://github.com/ciniml/xvc-esp32 project.☆125Updated 4 years ago
- 用于xilinx平台的简易自制下载器。☆98Updated 5 years ago
- EBAZ4205 BOARD☆211Updated 3 years ago
- An open source FPGA design for DSLogic☆168Updated 11 years ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆93Updated 4 years ago
- SW SDR☆44Updated 2 years ago
- Scopy MVP Schematics/Hardware Design Files☆63Updated 5 years ago
- The program for USB-Blaster Chinese version on STM32 works with☆33Updated 8 years ago
- Digilent JTAG clone hardware + eeprom firmware (.bin)☆71Updated 3 years ago
- FTDI EEPROM dumps for common JTAG FPGA programmers☆88Updated 2 years ago
- An ultra-low noise amplifier to measure low-noise LDO/OPA's wide band output noise, and many other interesting measurements. Referred to …☆23Updated 2 years ago
- Design files for sdr5 prototype (Zynq + AD9363)☆106Updated 6 years ago
- It started as some general experiments with RF stuff and gradually evolved into a (severely limited) spectrum analyzer.☆48Updated 6 years ago
- ☆31Updated 5 years ago
- Design, Documentation, Schematic, Board, Code files for the FPGA Oscilloscope project using an Altera Cyclone III FPGA.☆115Updated 11 years ago
- fpga jtag hardware☆26Updated 2 years ago
- EagleSDR Pi is a single board SDR Pplatform. It includes a Xilinx Zynq-7020, AD9363/AD9361/AD9364, 512 MByte DDR3L memory, USB OTG port, …☆91Updated 7 months ago
- simple DSO over Wi-Fi☆112Updated 9 years ago
- a simple FPGA xdma demo based Memblaze☆21Updated 2 years ago
- CH55x USB to JTAG bridge☆141Updated 9 months ago
- 通用IO测试工程,用于捡垃圾测试IO。与BSDL需要对引脚输入不同,该工程只需要确定时钟输入,然后自动向每个IO发送指定字符串,因此只需要将串口接入任意IO查看输出即可☆14Updated 4 months ago
- ZYNQ7010-20 开源开发板,经济实惠好吃不贵☆165Updated 2 years ago
- ☆79Updated 6 years ago
- CH347 Xilinx Virtual Cable☆30Updated 3 months ago