Benchmark of precision-scalable MAC unit architectures for embedded neural-network processing
☆10Oct 24, 2024Updated 2 years ago
Alternatives and similar repositories for benchmarking-precision-scalable-mac-units
Users that are interested in benchmarking-precision-scalable-mac-units are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Compact LSTM inference kernel (CLINK) designed in C/HLS for FPGA implementation.☆17Oct 7, 2019Updated 7 years ago
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- Code needed to reproduce results from my ICLR 2019 paper on fixed-point quantization of the backprop algorithm.☆10Jan 24, 2019Updated 7 years ago
- Open-source of MSD framework☆16Sep 12, 2023Updated 3 years ago
- manage my star project on github☆11Jul 23, 2020Updated 6 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆16May 11, 2018Updated 8 years ago
- Computer vision models on PyTorch☆13Jan 13, 2026Updated 10 months ago
- A bit-level sparsity-awared multiply-accumulate process element.☆21Jul 9, 2024Updated 2 years ago
- BioVLA-Agent: a multi-agent framework for robotic biological experiments.☆14May 22, 2026Updated 5 months ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 12 years ago
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆16Jun 15, 2016Updated 10 years ago
- Export and run tensorflow models on arduino microcontrollers!☆26Mar 13, 2022Updated 4 years ago
- ☆14Oct 30, 2026Updated 2 weeks ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆53Oct 14, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This tools offer many simulation of memory design detail parameter. Then you can setting these parameter to running result in your condit…☆20May 30, 2016Updated 10 years ago
- Cache-accel: FPGA Accelerated Multi-Core Cache Simulator☆14Mar 12, 2022Updated 4 years ago
- Training models with ternary quantized weights using PyTorch☆15Jun 12, 2019Updated 7 years ago
- Memory Compiler Tutorial☆14Aug 2, 2022Updated 4 years ago
- ☆24Sep 17, 2024Updated 2 years ago
- Implementation of a Sub-Sampling PLL targeting SerDes Applications in SKYWATER PDK 130nm process☆10Apr 18, 2024Updated 2 years ago
- Recent works have demonstrated that deep learning algorithms were very efficient to conduct security evaluations of embedded systems and …☆15Mar 13, 2019Updated 7 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆18Oct 6, 2019Updated 7 years ago
- ☆11Feb 25, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Cheng-Hao Tu, Jia-Hong Lee, Yi-Ming Chan and Chu-Song Chen, "Pruning Depthwise Separable Convolutions for MobileNet Compression," Interna…☆16Jan 8, 2021Updated 5 years ago
- gem5学习仓库，基于官方教程的汉化精简版，并修正了官方教程中部分代码存在的一些小问题。gem5官方仓库：https://github.com/gem5/gem5☆13Sep 1, 2025Updated last year
- Open-source robot learning framework for the LeRobot SO-101 in Isaac Lab.☆20Oct 11, 2026Updated last month
- NeuroSim (NS)-Cache is a framework developed for early exploration of cache memories in advanced technology nodes☆22Oct 19, 2026Updated 3 weeks ago
- Implementation of Input Stationary, Weight Stationary and Output Stationary dataflow for given neural network on a tiled architecture☆10Apr 19, 2020Updated 6 years ago
- fork from bitbucket.org/hsharma35/dnnweaver.public☆10Sep 24, 2018Updated 8 years ago
- Testfield: T593☆15Apr 27, 2026Updated 6 months ago
- 学习过程的一些简单记录 数字IC、C++、FPGA☆11Mar 7, 2025Updated last year
- Chisel RTL module of a unified ray tracer datapath pipeline. Supports ray-box intersection, ray-triangle intersection, acceleration for …☆15Jul 18, 2026Updated 3 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆18Aug 23, 2021Updated 5 years ago
- Systolic Array implementation for ASIC Course☆15Nov 26, 2023Updated 2 years ago
- Huffman encoder☆10Sep 8, 2013Updated 13 years ago
- ☆14Jun 22, 2022Updated 4 years ago
- Design & Implementation of Multi Clock Domain System using Verilog HDL☆13Oct 4, 2023Updated 3 years ago
- This is the AXI-to-APB bridge which only supports convert AXI-32bit to APB-32 bit☆14Jul 10, 2020Updated 6 years ago
- Open NPU is an open-source project dedicated to creating a flexible, extensible, and high-performance neural processing unit (NPU) archit…☆24Jun 20, 2024Updated 2 years ago
Are these results useful?