☆62May 3, 2025Updated last year
Alternatives and similar repositories for dokifive_p50
Users that are interested in dokifive_p50 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is a passion project where I aim to explore the RTL design topics of my interest.☆13May 23, 2025Updated last year
- ☆10Dec 17, 2025Updated 7 months ago
- ☆14Jun 4, 2025Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆155Oct 2, 2025Updated 10 months ago
- Reusable 4-bit CPU in Logisim with Verilog HDL, ISA docs, and a browser playground☆14Feb 24, 2026Updated 5 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An open silicon CHERIoT Ibex microcontroller chip☆19May 23, 2025Updated last year
- A simple, working, 32-bit ALU design.☆14Dec 26, 2014Updated 11 years ago
- Virtual Machines Experimentation Sandbox 2☆15Feb 25, 2024Updated 2 years ago
- Contains all the necessary lab tasks (Cadence Virtuoso) for ECE3002 VLSI System Design (VIT).☆19Aug 28, 2025Updated 11 months ago
- ☆24Nov 3, 2021Updated 4 years ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆50Jul 11, 2025Updated last year
- IPv4/UDP stack written in VHDL code, for interfacing with an FPGA over Ethernet☆11Jun 2, 2021Updated 5 years ago
- ☆14Sep 29, 2024Updated last year
- Education kit for teaching digital signal processing on Arm Cortex-M platforms with lectures and lab materials (educational)☆174Apr 8, 2026Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Musical instrument synthesis on STM32 with additional USB-MIDI host driver for use with digital pianos.☆17Dec 18, 2019Updated 6 years ago
- Verilog Project☆22Aug 30, 2021Updated 4 years ago
- This github contains the Vivado project, PCB schematic and control software for levitation framework at Bristol University☆17Jun 15, 2018Updated 8 years ago
- Bare metal bring-up for the Digilent Zybo board☆10Jan 26, 2017Updated 9 years ago
- ☆47Oct 4, 2023Updated 2 years ago
- Open source SDR LTE software suite from Software Radio Systems (SRS)☆14Sep 6, 2019Updated 6 years ago
- Open5GS is a C-language Open Source implementation of the 3GPP Evolved Packet Core, i.e. the core network of an LTE network.☆10Jul 19, 2026Updated 3 weeks ago
- Community repo for the Tropic drone FMU VMU based on Teensy☆30Nov 7, 2024Updated last year
- Describes the best coding practices and guidelines☆11Jan 4, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆24Jul 21, 2026Updated 3 weeks ago
- 5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !☆13Feb 2, 2022Updated 4 years ago
- Chibios-based ebike controller☆17Jan 26, 2026Updated 6 months ago
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆21Sep 10, 2025Updated 11 months ago
- Processing System Makefiles☆17Jul 8, 2026Updated last month
- BYU Pynq PR Video Pipeline Hardware☆13Oct 2, 2025Updated 10 months ago
- Flip flop setup, hold & metastability explorer tool☆52Jul 12, 2026Updated last month
- Google QuickDraw Nerual Network On STM32F4☆13Apr 26, 2019Updated 7 years ago
- IHP Open source SG13G2 Tape Out on April 2025 [Testfield T586]☆18Apr 27, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- GitHub Repository for the HW CWE SIG☆20Jul 24, 2026Updated 2 weeks ago
- APB verification using UVM☆15Aug 21, 2023Updated 2 years ago
- ☆12Sep 5, 2017Updated 8 years ago
- ☆22Oct 23, 2020Updated 5 years ago
- Memory-mapped VGA display for Xilinx/Zynq/Zedboard, with demo code for using it.☆15Feb 26, 2018Updated 8 years ago
- STM32 library for SPI ST7735 LCD☆16Mar 31, 2016Updated 10 years ago
- miotyGO project developed by Loriot provides the user the capability to implement a development mioty Base Station for testing purposes, …☆20Apr 24, 2025Updated last year