freecores / fpu_double
FPU Double VHDL
☆12Updated 10 years ago
Related projects ⓘ
Alternatives and complementary repositories for fpu_double
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆23Updated 4 years ago
- PID controller☆17Updated 10 years ago
- simple wishbone client to read buttons and write leds☆17Updated 11 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆19Updated last month
- Reusable Verilog 2005 components for FPGA designs☆36Updated last year
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆25Updated 9 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆79Updated 4 years ago
- VHDL Modules☆23Updated 9 years ago
- Tools for FPGA development.☆44Updated last year
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆39Updated 3 years ago
- Collection of projects for various FPGA development boards☆42Updated 6 months ago
- Multi-function, universal, fixed-point CORDIC☆15Updated 2 years ago
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆22Updated last week
- IEEE 754 single precision floating point library in systemverilog and vhdl☆26Updated last month
- Example designs for the Spartan7 "S7 Mini" FPGA board☆27Updated 5 years ago
- Wishbone controlled I2C controllers☆44Updated last week
- Master-thesis-final☆18Updated last year
- ☆31Updated 9 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆82Updated 6 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆55Updated 2 years ago
- This is a circular buffer controller used in FPGA.☆33Updated 8 years ago
- ☆37Updated last year
- Wishbone interconnect utilities☆37Updated 5 months ago
- USB Full Speed PHY☆39Updated 4 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆14Updated 8 months ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆25Updated 3 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆34Updated 3 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆58Updated 5 years ago
- Time to Digital Converter (TDC)☆27Updated 3 years ago