A Verilog synthesis flow for Minecraft redstone circuits
☆1,595Nov 25, 2020Updated 5 years ago
Alternatives and similar repositories for MinecraftHDL
Users that are interested in MinecraftHDL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Synthesize Verilog to Minecraft redstone☆24Nov 9, 2024Updated last year
- This project will compile verilog (a hardware description language) into factorio blueprints.☆831Feb 3, 2025Updated last year
- A multithreaded Minecraft server built for redstone.☆2,340Updated this week
- An automatic place-and-route tool for Minecraft redstone circuits☆27Apr 1, 2016Updated 10 years ago
- Yosys Open SYnthesis Suite☆4,867Updated this week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- nextpnr portable FPGA place and route tool☆1,787Updated this week
- SERV - The SErial RISC-V CPU☆1,916Aug 25, 2026Updated 2 months ago
- C version of PERSHING, a place-and-route tool for Minecraft Redstone circuits☆23Apr 8, 2018Updated 8 years ago
- Chisel: A Modern Hardware Design Language☆4,829Updated this week
- Haskell to VHDL/Verilog/SystemVerilog compiler☆1,626Updated this week
- Hardware Description Languages☆1,184Oct 27, 2026Updated last week
- A hardware compiler based on LLHD and CIRCT☆271Jun 30, 2025Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆4,060Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,302Oct 13, 2026Updated 3 weeks ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A modern hardware definition language and toolchain based on Python☆2,125Sep 18, 2026Updated last month
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,973Oct 29, 2026Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,398Sep 7, 2026Updated last month
- The single instruction C compiler☆10,589May 29, 2024Updated 2 years ago
- build-once run-anywhere c library☆21,431Oct 20, 2026Updated 2 weeks ago
- Compiler from LLVM IR to Minecraft datapacks.☆562Jun 3, 2022Updated 4 years ago
- Alternative rust compiler (re-implementation)☆2,554Updated this week
- Build your hardware, easily!☆4,189Updated this week
- Icarus Verilog☆3,721Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,431Updated this week
- SystemVerilog to Verilog conversion☆761Aug 18, 2026Updated 2 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆405Updated this week
- mold 🦠: A Modern Linker in Rust 🦀☆17,735Oct 22, 2026Updated 2 weeks ago
- A Minecraft server implementation in Rust☆2,699Apr 12, 2024Updated 2 years ago
- A Linux-capable RISC-V multicore for and by the world☆841Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,184Updated this week
- Scala based HDL☆2,057Oct 30, 2026Updated last week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,215Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,483Oct 23, 2026Updated 2 weeks ago
- Circuit IR Compilers and Tools☆2,270Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,634Oct 12, 2026Updated 3 weeks ago
- Computing with traps☆1,327Apr 16, 2013Updated 13 years ago
- SystemVerilog language server☆587Updated this week
- Universal utility for programming FPGA☆1,785Updated this week
- CoreScore☆180Jun 9, 2026Updated 4 months ago