A Verilog synthesis flow for Minecraft redstone circuits
☆1,528Nov 25, 2020Updated 5 years ago
Alternatives and similar repositories for MinecraftHDL
Users that are interested in MinecraftHDL are comparing it to the libraries listed below
Sorting:
- This project will compile verilog (a hardware description language) into factorio blueprints.☆805Feb 3, 2025Updated last year
- Synthesize Verilog to Minecraft redstone☆21Nov 9, 2024Updated last year
- A multithreaded Minecraft server built for redstone.☆2,192Feb 5, 2026Updated 3 weeks ago
- Yosys Open SYnthesis Suite☆4,305Updated this week
- An automatic place-and-route tool for Minecraft redstone circuits☆25Apr 1, 2016Updated 9 years ago
- nextpnr portable FPGA place and route tool☆1,623Updated this week
- Chisel: A Modern Hardware Design Language☆4,588Feb 25, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,032Feb 11, 2026Updated 3 weeks ago
- A modern hardware definition language and toolchain based on Python☆1,910Feb 16, 2026Updated 2 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,986Jun 27, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,757Feb 19, 2026Updated last week
- Compile high-level code into Minecraft commands☆286Jan 24, 2021Updated 5 years ago
- Compiler from LLVM IR to Minecraft datapacks.☆561Jun 3, 2022Updated 3 years ago
- Hardware Description Languages☆1,115Jul 14, 2025Updated 7 months ago
- Alternative rust compiler (re-implementation)☆2,442Updated this week
- Haskell to VHDL/Verilog/SystemVerilog compiler☆1,585Updated this week
- Small footprint and configurable DRAM core☆470Feb 19, 2026Updated last week
- A Minecraft server implementation in Rust☆2,699Apr 12, 2024Updated last year
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,398Jan 5, 2026Updated last month
- The single instruction C compiler☆10,141May 29, 2024Updated last year
- A software renderer.☆17Sep 4, 2021Updated 4 years ago
- mold: A Modern Linker 🦠☆16,209Updated this week
- An implementation of memcpy for amd64 with clang/gcc☆15Feb 7, 2022Updated 4 years ago
- build-once run-anywhere c library☆20,577Jan 25, 2026Updated last month
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,152Feb 21, 2026Updated last week
- Verilator open-source SystemVerilog simulator and lint system☆3,381Updated this week
- Build your hardware, easily!☆3,739Feb 25, 2026Updated last week
- Icarus Verilog☆3,338Feb 25, 2026Updated last week
- A hardware compiler based on LLHD and CIRCT☆265Jun 30, 2025Updated 8 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,828Feb 25, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,776Dec 22, 2025Updated 2 months ago
- C version of PERSHING, a place-and-route tool for Minecraft Redstone circuits☆23Apr 8, 2018Updated 7 years ago
- Scala based HDL☆1,928Feb 18, 2026Updated 2 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆769Feb 9, 2026Updated 3 weeks ago
- Rocket Chip Generator☆3,696Feb 25, 2026Updated last week
- Test suite designed to check compliance with the SystemVerilog standard.☆360Updated this week
- Documenting Lattice's 28nm FPGA parts☆148Updated this week
- Turn your favourite regex into FAT32☆1,029Jul 20, 2022Updated 3 years ago
- SystemVerilog to Verilog conversion☆704Nov 24, 2025Updated 3 months ago