itsfrank / MinecraftHDL

Related projects ⓘ

Alternatives and complementary repositories for MinecraftHDL

• Redcrafter / verilog2factorio
  This project will compile verilog (a hardware description language) into factorio blueprints.
  ☆737Updated last year
• nickmqb / fpga_craft
  A voxel game/Minecraft clone for the iCE40 UP5K FPGA
  ☆198Updated 3 years ago
• sylefeb / Silice
  Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…
  ☆1,299Updated last week
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆479Updated 2 months ago
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,000Updated 2 months ago
• amaranth-lang / amaranth
  A modern hardware definition language and toolchain based on Python
  ☆1,570Updated this week
• MCHPR / MCHPRS
  A multithreaded Minecraft server built for redstone.
  ☆1,699Updated last month
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,303Updated 3 weeks ago
• woodrush / lambda-8cc
  x86 C compiler written in untyped lambda calculus
  ☆625Updated 2 years ago
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆3,488Updated this week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,437Updated this week
• andrescv / jupiter
  RISC-V Assembler and Runtime Simulator
  ☆421Updated 5 months ago
• zephray / VerilogBoy
  A Pi emulating a GameBoy sounds cheap. What about an FPGA?
  ☆465Updated last year
• michaeljclark / rv8
  RISC-V simulator for x86-64
  ☆680Updated 2 years ago
• vortexgpgpu / vortex
  ☆1,234Updated this week
• 0xdanelia / regex_turing_machine
  The find/replace box in Notepad++ is Turing Complete
  ☆502Updated last year
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,739Updated last month
• verilator / verilator
  Verilator open-source SystemVerilog simulator and lint system
  ☆2,545Updated this week
• cnlohr / mini-rv32ima
  A tiny C header-only risc-v emulator.
  ☆1,683Updated 3 months ago
• vmware-archive / cascade
  A Just-In-Time Compiler for Verilog from VMware Research
  ☆435Updated 3 years ago
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆599Updated last week
• riscv-software-src / riscv-tests
  ☆895Updated this week
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆545Updated 3 months ago
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,307Updated 3 weeks ago
• TheThirdOne / rars
  RARS -- RISC-V Assembler and Runtime Simulator
  ☆1,206Updated 3 months ago
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆687Updated 3 months ago
• sammyuri / minecraft
  Minecraft
  ☆217Updated 2 years ago
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,115Updated last month
• R-O-C-K-E-T / Factorio-SAT
  Enhancing the Factorio experience with SAT solvers
  ☆663Updated 2 months ago
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,506Updated this week