Alternatives and similar repositories for MinecraftHDL:

Users that are interested in MinecraftHDL are comparing it to the libraries listed below

• Redcrafter / verilog2factorio
  This project will compile verilog (a hardware description language) into factorio blueprints.
  ☆780Updated 2 months ago
• SuperTails / langcraft
  Compiler from LLVM IR to Minecraft datapacks.
  ☆556Updated 2 years ago
• amaranth-lang / amaranth
  A modern hardware definition language and toolchain based on Python
  ☆1,664Updated 3 weeks ago
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,061Updated 3 weeks ago
• michaeljclark / rv8
  RISC-V simulator for x86-64
  ☆701Updated 3 years ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,371Updated last month
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆499Updated 7 months ago
• d0iasm / rvemu
  RISC-V emulator for CLI and Web written in Rust with WebAssembly. It supports xv6 and Linux (ongoing).
  ☆827Updated 10 months ago
• B-Lang-org / bsc
  Bluespec Compiler (BSC)
  ☆991Updated 3 weeks ago
• T-K-233 / RISC-V-Single-Cycle-CPU
  RISC-V 32bit single-cycle CPUs written in Logisim, Verilog, and Chisel
  ☆433Updated last month
• sylefeb / Silice
  Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…
  ☆1,352Updated last week
• nickmqb / fpga_craft
  A voxel game/Minecraft clone for the iCE40 UP5K FPGA
  ☆206Updated 3 years ago
• zephray / VerilogBoy
  A Pi emulating a GameBoy sounds cheap. What about an FPGA?
  ☆481Updated 2 years ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆821Updated last week
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,854Updated 2 weeks ago
• SpinalHDL / VexRiscv
  A FPGA friendly 32 bit RISC-V CPU implementation
  ☆2,709Updated last month
• YosysHQ / yosys
  Yosys Open SYnthesis Suite
  ☆3,728Updated this week
• andrescv / jupiter
  RISC-V Assembler and Runtime Simulator
  ☆425Updated 9 months ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,519Updated 2 weeks ago
• vmware-archive / cascade
  A Just-In-Time Compiler for Verilog from VMware Research
  ☆442Updated 3 years ago
• enjoy-digital / litex
  Build your hardware, easily!
  ☆3,240Updated this week
• fnuecke / oc2
  RISC-V VMs in Minecraft.
  ☆629Updated 9 months ago
• tilk / digitaljs
  Teaching-focused digital circuit simulator
  ☆702Updated 10 months ago
• kvakil / venus
  RISC-V instruction set simulator built for education
  ☆197Updated 3 years ago
• openhwgroup / cva6
  The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
  ☆2,419Updated this week
• chipsalliance / chisel
  Chisel: A Modern Hardware Design Language
  ☆4,221Updated this week
• matslina / awib
  a brainfuck compiler written in brainfuck
  ☆551Updated last month
• sammyuri / minecraft
  Minecraft
  ☆221Updated 2 years ago
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆642Updated this week
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆710Updated 3 weeks ago