A Verilog synthesis flow for Minecraft redstone circuits
☆1,534Nov 25, 2020Updated 5 years ago
Alternatives and similar repositories for MinecraftHDL
Users that are interested in MinecraftHDL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Synthesize Verilog to Minecraft redstone☆21Nov 9, 2024Updated last year
- This project will compile verilog (a hardware description language) into factorio blueprints.☆808Feb 3, 2025Updated last year
- A multithreaded Minecraft server built for redstone.☆2,200Updated this week
- An automatic place-and-route tool for Minecraft redstone circuits☆25Apr 1, 2016Updated 9 years ago
- Yosys Open SYnthesis Suite☆4,348Updated this week
- nextpnr portable FPGA place and route tool☆1,631Updated this week
- Hardware Description Languages☆1,131Mar 17, 2026Updated last week
- Chisel: A Modern Hardware Design Language☆4,615Updated this week
- A modern hardware definition language and toolchain based on Python☆1,957Mar 16, 2026Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,044Jun 27, 2024Updated last year
- Haskell to VHDL/Verilog/SystemVerilog compiler☆1,588Updated this week
- A hardware compiler based on LLHD and CIRCT☆266Jun 30, 2025Updated 8 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,075Feb 11, 2026Updated last month
- Compile high-level code into Minecraft commands☆286Jan 24, 2021Updated 5 years ago
- SERV - The SErial RISC-V CPU☆1,766Feb 19, 2026Updated last month
- Compiler from LLVM IR to Minecraft datapacks.☆561Jun 3, 2022Updated 3 years ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,407Jan 5, 2026Updated 2 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,439Updated this week
- Alternative rust compiler (re-implementation)☆2,442Mar 8, 2026Updated 2 weeks ago
- Build your hardware, easily!☆3,787Updated this week
- A Minecraft server implementation in Rust☆2,704Apr 12, 2024Updated last year
- The single instruction C compiler☆10,162May 29, 2024Updated last year
- Test suite designed to check compliance with the SystemVerilog standard.☆368Updated this week
- A software renderer.☆17Sep 4, 2021Updated 4 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,789Mar 13, 2026Updated last week
- Small footprint and configurable DRAM core☆480Mar 13, 2026Updated last week
- build-once run-anywhere c library☆20,667Mar 6, 2026Updated 2 weeks ago
- Rust support for RISC-V Platform-Level Interrupt Controller☆10Oct 13, 2022Updated 3 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,851Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,157Feb 21, 2026Updated last month
- A hardware accelerated IP packet forwarder running on programmable ICs☆15Jan 21, 2023Updated 3 years ago
- mold: A Modern Linker 🦠☆16,304Mar 4, 2026Updated 2 weeks ago
- Icarus Verilog☆3,377Mar 10, 2026Updated 2 weeks ago
- Some assorted examples of nmigen designs☆19Nov 5, 2023Updated 2 years ago
- Scala based HDL☆1,935Mar 16, 2026Updated last week
- Compact FPGA game console☆166Nov 14, 2023Updated 2 years ago
- A Verilog synthesis flow for Minecraft redstone circuits☆15Mar 14, 2022Updated 4 years ago
- SystemVerilog to Verilog conversion☆709Nov 24, 2025Updated 4 months ago
- A Linux-capable RISC-V multicore for and by the world☆784Updated this week