Chair-for-Security-Engineering / VERICALinks
☆16Updated last month
Alternatives and similar repositories for VERICA
Users that are interested in VERICA are comparing it to the libraries listed below
Sorting:
- ☆23Updated 5 years ago
- Side-Channel Analysis Library☆96Updated last week
- ☆51Updated last year
- Side Channels Analysis and Deep Learning☆216Updated 2 years ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆60Updated 2 years ago
- Masked Hardware AES with HPC☆13Updated 2 weeks ago
- Toolbox for advanced differential power analysis of symmetric key cryptographic algorithm implementations☆49Updated 6 years ago
- Cryptanalysis of Physically Unclonable Functions☆88Updated last year
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆27Updated 2 years ago
- David Canright's tiny AES S-boxes☆28Updated 11 years ago
- [UNMAINTAINED] Implementation of the FLUSH+RELOAD side channel attack☆63Updated 7 years ago
- ☆10Updated 5 years ago
- VerMFi: Verification tool for Masked implementations and Fault injection. Set of tools to evaluate resistance of secure hardware against …☆19Updated 5 years ago
- This is a project in which side-channel attacks are researched and developed.☆47Updated 5 years ago
- A curated list of awesome side-channel attack resources☆89Updated last month
- LaTeX class for the IACR Transactions on Symmetric Cryptology☆33Updated last year
- Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)☆26Updated 5 months ago
- Side-channel analysis setup for OpenTitan☆35Updated last month
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆69Updated 5 months ago
- ☆114Updated 2 years ago
- ☆22Updated last year
- Make your first side-channel attack on public datasets with eShard. This is a mirror of scared Gitlab repository. All contributions and m…☆98Updated 3 weeks ago
- Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture☆31Updated 4 years ago
- The MIT Sanctum processor top-level project☆30Updated 5 years ago
- Minimal RISC Extensions for Isolated Execution☆53Updated 6 years ago
- Library for Prime+Probe cache side-channel attacks on L1 and L2☆35Updated 5 years ago
- Provides common files for instances of mupq, e.g., for pqm4 and pqriscv☆12Updated last month
- ☆11Updated 3 years ago
- prime+probe code targeting a given physical address on libgcrypt run in an SGX enclave☆15Updated 6 years ago
- Implementation of flush + reload attack to extract private key from the GnuPG implementation of RSA.☆11Updated 6 years ago