Low-cost (or free) programmer for TinyFPGA A-Series boards
☆41May 30, 2022Updated 3 years ago
Alternatives and similar repositories for TinyFPGA-A-Programmer
Users that are interested in TinyFPGA-A-Programmer are comparing it to the libraries listed below
Sorting:
- Desktop application for programming TinyFPGA boards☆65Jun 9, 2020Updated 5 years ago
- Open source design files for the TinyFPGA A-Series boards.☆103Nov 10, 2021Updated 4 years ago
- Footprints, models and miscellaneous hardware files☆13Jan 2, 2019Updated 7 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- ☆11Dec 19, 2016Updated 9 years ago
- ☆44Mar 12, 2025Updated 11 months ago
- Heart-shaped flashlight PCB for Ariella☆13Sep 2, 2017Updated 8 years ago
- 秘伝のタレ☆11Dec 8, 2025Updated 2 months ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 9 years ago
- Python script for controlling the debug-jtag port of riscv cores☆15Mar 27, 2021Updated 4 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Jul 25, 2018Updated 7 years ago
- Dummy USB load☆13Aug 28, 2022Updated 3 years ago
- An assemble-it-yourself computer project board using a TinyFPGA B2 module at its heart.☆15Jan 10, 2018Updated 8 years ago
- Skeletal repository for GNU Radio WBFM implementation on Pynq board☆13Jun 15, 2017Updated 8 years ago
- ☆10Dec 18, 2017Updated 8 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆92Aug 10, 2018Updated 7 years ago
- thingSoC - Open Source Sockets for the Internet of Things☆16Oct 29, 2016Updated 9 years ago
- MMU for Z80 and eZ80☆20Mar 4, 2021Updated 4 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Jul 23, 2019Updated 6 years ago
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆20May 30, 2019Updated 6 years ago
- USB Full-Speed core written in migen/LiteX☆43Mar 14, 2019Updated 6 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 6 years ago
- Adding PR to the PYNQ Overlay☆19Apr 19, 2017Updated 8 years ago
- CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys☆21May 20, 2020Updated 5 years ago
- This software has been EOL, please do not use it☆40Oct 8, 2024Updated last year
- Axiom Alpha prototype hardware source files (electronic schematics, documentation, PCB layouts, etc.)☆22Jun 10, 2014Updated 11 years ago
- UPDuino v1.0 - PCB Design Files, Designs, Documentation☆21Jul 17, 2018Updated 7 years ago
- Portable Executable Zork; notes and code for interactive fiction authoring via Cosmopolitan Libc☆25Apr 27, 2025Updated 10 months ago
- ☆22Mar 13, 2019Updated 6 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- Design to connect Lattice Ultraplus FPGA to OV7670 Camera Module☆21Feb 8, 2018Updated 8 years ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆96Feb 20, 2025Updated last year
- open-source logic analyzer for FPGAs☆101Sep 5, 2018Updated 7 years ago
- multi protocol interface tool☆23Aug 29, 2017Updated 8 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆58Feb 3, 2023Updated 3 years ago
- ☆25Sep 27, 2018Updated 7 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Jan 7, 2016Updated 10 years ago
- ☆27Dec 15, 2021Updated 4 years ago