google / pcbdlLinks
PCB Design Language: A programming way to design schematics.
☆178Updated 4 years ago
Alternatives and similar repositories for pcbdl
Users that are interested in pcbdl are comparing it to the libraries listed below
Sorting:
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆79Updated 6 months ago
- Multi-platform nightly builds of open source FPGA tools☆296Updated 3 years ago
- VHDL library 4 FPGAs☆179Updated this week
- The original high performance and small footprint system-on-chip based on Migen™☆329Updated last month
- Bootloader for Fomu☆101Updated 2 years ago
- experimental procedural PCB layout program☆237Updated 2 months ago
- Basic ECP5 based GigE to SYZYGY interface.☆203Updated last year
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆290Updated 2 weeks ago
- FPGA USB stack written in LiteX☆127Updated 3 years ago
- Ultimate ECP5 development board☆109Updated 5 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆183Updated last month
- Documenting Lattice's 28nm FPGA parts☆143Updated last year
- An open source USB bootloader for FPGAs☆366Updated last year
- Board definitions for Amaranth HDL☆117Updated 3 months ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆218Updated 3 years ago
- Tomu FPGA (Fomu for short), a FPGA which fits inside your USB port!☆221Updated 2 years ago
- CoreScore☆157Updated 5 months ago
- USB3 PIPE interface for Xilinx 7-Series☆217Updated 3 years ago
- Documenting the Lattice ECP5 bit-stream format.☆417Updated last month
- Open source design files for the TinyFPGA B-Series boards.☆194Updated 3 years ago
- A mixed signal netlist language (pre-alpha)☆61Updated 6 years ago
- Machine-readable datasheets☆82Updated last year
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- Experimental flows using nextpnr for Xilinx devices☆240Updated 8 months ago
- A version of the HDMI2USB firmware based around LiteX tools produced by @Enjoy-Digital (based on misoc+migen created by @M-Labs)☆148Updated 5 years ago
- Streaming based VHDL parser.☆84Updated 11 months ago
- An open-source, cross-platform transmission line simulation tool.☆59Updated 10 months ago
- ☆119Updated last week
- ☆79Updated last year
- User-friendly explanation of Yosys options☆113Updated 3 years ago