vygr / Python-PCB
Python PCB autorouter
☆22Updated 9 years ago
Related projects: ⓘ
- A mixed signal netlist language (pre-alpha)☆59Updated 6 years ago
- A C++ library to describe geometrical objects and their physical or non-physical properties.☆31Updated 3 months ago
- Use python for designing circuits (experimental) (deprecated in favor of https://electron-lang.org)☆56Updated last year
- C++14 PCB autorouter☆75Updated 7 months ago
- EDIF netlist checker tool☆24Updated last year
- Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL☆34Updated 5 years ago
- A very simple UART implementation in MyHDL☆17Updated 10 years ago
- Generate Kicad .pcb file with auto-routing☆9Updated 7 years ago
- Everything to do with the XuLA FPGA board: schematics, layout, firmware, example FPGA designs, documentation, etc.☆37Updated 10 years ago
- 4k Mixed Reality headset☆37Updated 6 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Updated 7 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- Board and connector definition files for nMigen☆28Updated 3 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆27Updated 6 years ago
- MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…☆17Updated 11 years ago
- USB Full-Speed core written in migen/LiteX☆41Updated 5 years ago
- Upduino v2 with the ice40 up5k FPGA demos☆78Updated last year
- ICE40 FPGA Cape for Beaglebone☆49Updated 4 years ago
- Analog Hardware Hands on Design Labs and Modelling using SPICE Tools (NI Multisim, LTSpice)☆22Updated 5 years ago
- A cheap iCE40 development board, designed on and for Raspberry Pi☆27Updated 5 years ago
- ESP32/8266 Arduino as (X)SVF JTAG programmer☆42Updated 5 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆20Updated 8 years ago
- Repository and Wiki for Chip Hack events.☆50Updated 3 years ago
- Virtual JTAG UART for Altera Devices☆45Updated 10 years ago
- ☆26Updated this week
- PCBNEW plugin that highlights pads on a PCB that meet specified criteria (part, unit, number, name, and function).☆24Updated 3 years ago
- IceCore Ice40 HX based modular core☆44Updated 3 years ago
- Python based IBIS parser☆19Updated 2 years ago
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Updated 5 years ago
- ☆14Updated 5 years ago