vygr / Python-PCBLinks
Python PCB autorouter
☆24Updated 9 years ago
Alternatives and similar repositories for Python-PCB
Users that are interested in Python-PCB are comparing it to the libraries listed below
Sorting:
- Script to generate Carl Bugeja styled PCB motors for KiCad with Python☆16Updated last year
- Use python for designing circuits (experimental) (deprecated in favor of https://electron-lang.org)☆60Updated 2 years ago
- openEMS High-level layer☆19Updated 3 months ago
- This package provides a gnucap based qucsator implementation.☆13Updated this week
- C++14 PCB autorouter☆81Updated last year
- Gerber Design-rule-check bot, as used by SparkFun Electronics☆26Updated 13 years ago
- A mixed signal netlist language (pre-alpha)☆61Updated 6 years ago
- ECP5 FPGA in an "S7 Mini" form factor☆80Updated 3 years ago
- KiCad Python abstraction layer☆31Updated 3 years ago
- 4k Mixed Reality headset☆37Updated 7 years ago
- A utility for converting kicad (.mod, .lib), Eagle (.lbr), gerber (.gbr etc..), BXL (.bxl), IBIS (.ibs), symdef, LT-Spice (.asc), QUCS (.…☆49Updated 2 years ago
- iCE40 floorplan viewer☆24Updated 7 years ago
- EDIF netlist checker tool☆26Updated 2 years ago
- A Parser for KiCad EESCHEMA netlists.☆25Updated 4 months ago
- This project is dedicated to building an ElectroMagnetic workbench for FreeCAD. FreeCAD is a free 3D parametric CAD. FreeCAD is used as p…☆63Updated last year
- Auto place components into pcbnew from a centroid file. Useful for maintaining a common board form factor.☆26Updated last month
- Library for working with KiCAD file formats☆66Updated 2 years ago
- Orcad to KiCAD netlist converter☆25Updated 5 years ago
- FPGA dev board based on Lattice iCE40 8k☆68Updated 4 years ago
- Altium PCB project for the Titan PCI Express development card. This card uses the Lattice ECP5 FPGA.☆19Updated 10 years ago
- Fork of GerbMerge from RuggedCircuits.com☆53Updated 9 years ago
- A C++ library to describe geometrical objects and their physical or non-physical properties.☆38Updated this week
- Tiny Tapeout GDS Online Viewer☆19Updated last month
- Introduction to reverse engineering design file formats as presented on Hardware Developers Didactic Galactic meetup on October 9th☆36Updated 10 years ago
- ☆67Updated 2 years ago
- Generate Verilog code from a KiCad netlist☆60Updated 7 months ago
- Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL☆36Updated 6 years ago
- pyVhdl2sch is a python based VHDL to (pdf) schematic converter☆32Updated 5 years ago
- iCE40UP5K in an Adafruit Feather form factor☆23Updated 2 years ago
- EDA component libraries☆19Updated 8 years ago