FPGA environment as code!
☆14Oct 14, 2026Updated 3 weeks ago
Alternatives and similar repositories for Fabrinetes
Users that are interested in Fabrinetes are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆25Oct 16, 2026Updated 3 weeks ago
- high level VHDL floating point library for synthesis in fpga☆18Oct 29, 2026Updated last week
- A comprehensive, modular learning path for mastering UVM (Universal Verification Methodology) using SystemVerilog (IEEE 1800.2-2017) with…☆31May 31, 2026Updated 5 months ago
- FPGA Developer board repository☆25Oct 15, 2026Updated 3 weeks ago
- Collection of assorted small cores☆13Oct 6, 2020Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- OSVVM Ethernet Library☆10Oct 9, 2026Updated last month
- An abstract model of EDA tool projects.☆14Nov 4, 2026Updated last week
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆13Jan 15, 2017Updated 9 years ago
- ☆10Jun 26, 2025Updated last year
- ☆12Feb 22, 2024Updated 2 years ago
- Clock Fault Injector - Clock Glitching Attack with Chipwhisperer☆10Dec 26, 2024Updated last year
- A Configurable Deep Neural Network Accelerator built from scratch on the Basys3 FPGA☆31Sep 13, 2026Updated last month
- Example SystemVerilog UVM Environment☆11Jun 23, 2015Updated 11 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Towards an Automated Triple Modular Redundancy (TMR) EDA flow for Yosys.☆12Aug 17, 2026Updated 2 months ago
- A tool to compile your RTL files into GDSII layouts.☆12Sep 9, 2025Updated last year
- study material used for the 2018 CISSP exam☆13Jun 11, 2018Updated 8 years ago
- Solving Sudokus using open source formal verification tools☆18Aug 16, 2022Updated 4 years ago
- ☆14Oct 7, 2026Updated last month
- ☆10May 5, 2020Updated 6 years ago
- Pulse is a multi-platform digital logic simulation engine for VHDL made with C++. It transforms VHDL source code into logic components so…☆100Oct 30, 2026Updated last week
- ☆15Oct 27, 2026Updated 2 weeks ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆15Aug 28, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- HLS-based Xilinx ICAP3 Controller (tested with VCU108)☆11Jan 18, 2020Updated 6 years ago
- ☆14Dec 6, 2022Updated 3 years ago
- ☆13Aug 11, 2026Updated 3 months ago
- USB Dev Board for PIC18F14k50☆16Mar 24, 2024Updated 2 years ago
- A mathquill-like interactive math input in a terminal, built with the charm TUI library.☆10Sep 11, 2026Updated 2 months ago
- ☆15Nov 30, 2023Updated 2 years ago
- Cross-platform USB device metadata and events.☆16Dec 10, 2016Updated 9 years ago
- ☆15Jul 3, 2024Updated 2 years ago
- A progressive course in digital design and verification covering UART, SPI, and I²C — from specification and RTL through UVM-based verifi…☆20May 30, 2026Updated 5 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Collection of exploits developed by your friendly clown☆19Oct 18, 2025Updated last year
- Interactive phased array visualizer for 3D beamforming and antenna patterns (didactic tool)☆14May 24, 2026Updated 5 months ago
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆19Dec 24, 2020Updated 5 years ago
- 🚀 Real-Time High-Level Synthesis (HLS) Projects for UltraScale+ FPGAs. Accelerated design pipelines, dataflow architectures, and low-lat…☆16Aug 2, 2026Updated 3 months ago
- Collection of some KiCad Libraries we use at MTE☆17Dec 26, 2020Updated 5 years ago
- Tools, frameworks, and resources for testing embedded and low-level software☆16Sep 17, 2026Updated last month
- A Sphinx domain providing VHDL language support.☆21Nov 4, 2026Updated last week
Are these results useful?