tgree / stm_layoutLinks
Python curses-based tool for configuring STM32 pins.
☆15Updated 3 years ago
Alternatives and similar repositories for stm_layout
Users that are interested in stm_layout are comparing it to the libraries listed below
Sorting:
- Hardware Description from Technical Documentation☆14Updated 3 weeks ago
- Curated device data for all AVR and ARM Cortex-M devices☆53Updated 3 weeks ago
- C++ templates for type-safe bit manipulation☆61Updated 5 years ago
- An open source replacement of the Xilinx bootgen application.☆115Updated last year
- ☆25Updated 2 years ago
- Debug and parallel trace hardware for CORTEX-M (FPGA + support code)☆168Updated 9 months ago
- A Grako-based parser for IEEE 1149.1 Boundary-Scan Description Language (BSDL) files☆26Updated 5 months ago
- Generating, exporting and analyzing CPU fault conditions on Arm Cortex-M series microcontrollers.☆26Updated last year
- Argon RTOS: tiny embedded C/C++ RTOS for Cortex-M☆71Updated 4 years ago
- A lightweight Controller Area Network (CAN) controller in VHDL☆30Updated last year
- Chisel Examples for the iCESugar FPGA Board☆12Updated 4 years ago
- I want to learn [n]Migen.☆44Updated 6 years ago
- Point-and click access to MCU peripheral registers☆24Updated 3 years ago
- datasheet generator☆30Updated 6 months ago
- Command-line interface library for embedded systems☆16Updated last year
- Deprecated, superseded by https://github.com/metal-ci/test☆41Updated 5 years ago
- Orbcode support library for ARM Cortex-M trace components☆17Updated last year
- Protocol decode and synthesis library☆68Updated 7 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆72Updated 8 years ago
- ☆44Updated 10 months ago
- Zephyr C++ Framework☆57Updated 3 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 4 years ago
- A set of GDB/Python-based utilities to make life debugging ARM Cortex M processors a bit easier☆196Updated 2 months ago
- An open-source, cross-platform transmission line simulation tool.☆60Updated last year
- Fault handler examples for STM32 MCUs☆15Updated 6 years ago
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆89Updated last year
- KiCad bus length matching script.☆30Updated last year
- A Python package to parse, process, manipulate, validate, and generate CMSIS SVD files.☆14Updated 4 months ago
- A sphinx extension that allows including wavedrom diagrams by using its text-based representation☆38Updated last year
- Logicbone ECP5 Development Board☆119Updated 5 years ago