A continuously updated DDR, LPDDR, GDDR & HBM engineering knowledge base: published and upcoming JEDEC standards, protocol, controller, PHY, timing and verification, plus a curated index of open-source design and verification projects.
☆34Sep 5, 2026Updated last month
Alternatives and similar repositories for awesome-dram
Users that are interested in awesome-dram are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- commit rtl and build cosim env☆16Feb 15, 2024Updated 2 years ago
- ☆15Oct 9, 2026Updated 2 weeks ago
- GPU Micro Architecture☆20Jun 22, 2026Updated 4 months ago
- ☆21Jun 17, 2026Updated 4 months ago
- This repository showcases an FPGA-based adaptive noise cancellation system developed for mobile communication applications. Implemented o…☆16Jul 21, 2026Updated 3 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- git clone of http://code.google.com/p/axi-bfm/☆18May 21, 2013Updated 13 years ago
- Arduino RFID/NFC Library for NXP NTAG 424 DNA tags using MFRC522.☆14Sep 7, 2023Updated 3 years ago
- RTL and UVM test code of a Multi-NoC system☆12Dec 7, 2021Updated 4 years ago
- Excel file to UVM register model ralf file conversion tool☆14May 10, 2025Updated last year
- Matlab codes for Unsourced Multiple Access With Random User Activity by K.-H. Ngo, A. Lancho, G. Durisi, and A. Graell i Amat☆13May 26, 2023Updated 3 years ago
- A series of mainstream machine learning algorithms implement on FPGA.☆15Sep 1, 2021Updated 5 years ago
- K210芯片的裸机编程代码使用案例，供学习使用，使用的是亚博智能的K210开发板套件（不是打广告哈）（在design_maix中已经支持了maix bit和maixduino开发板）。☆12Feb 16, 2021Updated 5 years ago
- ☆14Jun 30, 2019Updated 7 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Matlab and Python implementation of Different Information Theoretical Bounds: Shannon limit, Sphere Packaging Bound, Polyanskiy bound, …☆15Apr 28, 2023Updated 3 years ago
- This application estimate iterative decoding threshold using degree description, Stephan ten Brink. More general decription of LDPC codes…☆13Apr 28, 2023Updated 3 years ago
- Project where we conceptualized and designed a simple neural network accelerator, loosely based on the Eyeriss architecture, to accelerat…☆11Dec 13, 2019Updated 6 years ago
- A collection of slides of the SMT course I held at University of Milan in fall 2011☆10Mar 14, 2015Updated 11 years ago
- ☆35Jul 9, 2025Updated last year
- An open-source hybrid Mesh–Crossbar NoC for scalable, low-latency shared-L1-memory clusters with thousands of cores.☆43Oct 15, 2026Updated last week
- ☆15Jan 22, 2024Updated 2 years ago
- Implementation of Sparse Regression Codes (SPARCs)/Sparse Superposition Codes for communications over the AWGN channel.☆14Nov 23, 2021Updated 4 years ago
- A simple UVM example with DPI☆48Sep 1, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A Hardware MD5 Cracker for the Cyclone V SoC☆12Mar 25, 2015Updated 11 years ago
- Playground for implementing LDPC codes on FPGA☆17Jan 1, 2023Updated 3 years ago
- Projection matrix design in Compressed Sensing☆15Dec 25, 2022Updated 3 years ago
- BOE Hardware Design☆11Apr 3, 2018Updated 8 years ago
- SOC system using verilog on FPGA devices.☆10Jan 11, 2016Updated 10 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆124Nov 27, 2017Updated 8 years ago
- 计算机组织架构类书籍☆13May 12, 2022Updated 4 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- A linux PCIe driver for Altera☆11Oct 9, 2018Updated 8 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Multi-resolution approximate message passing algorithm for multi-resolution compressed sensing problem☆20Jun 6, 2016Updated 10 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- Python-first hardware construction toolkit with MLIR compilation, C++ simulation, and Verilog generation.☆40Updated this week
- Announcements related to Verilator☆46Nov 2, 2025Updated 11 months ago
- 卡内基梅隆大学 CSAPP3e 原书与哔哩哔哩视频课件☆12May 13, 2022Updated 4 years ago
- 基于CH32H417WEU6的16通道，200MHz逻辑分析仪工程。本工程移植到WEU6并修改部分引脚，修改原理图并重画PCB。原工程：https://oshwhub.com/q2h2/project_bszkxrnf☆23Jul 10, 2026Updated 3 months ago
- Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details.☆13Mar 28, 2020Updated 6 years ago