Alternatives and similar repositories for easyriscv

Users that are interested in easyriscv are comparing it to the libraries listed below

• popovicu / zig-time-sharing-kernel
  Minimal implementation of a time-sharing kernel on RISC-V, implemented in Zig, on top of OpenSBI
  ☆193Updated 3 months ago
• cucapra / filament
  Fearless hardware design
  ☆183Updated 4 months ago
• neelsomani / cuq
  Cuq: A MIR-to-Coq Framework Targeting PTX for Formal Semantics and Verified Translation of Rust GPU Kernels
  ☆116Updated 3 weeks ago
• SkuldNorniern / lamina
  High-performance compiler backend for Lamina Intermediate Representation
  ☆76Updated this week
• msyksphinz-self / riscv-isadoc
  ☆45Updated 2 months ago
• kaist-cp / shakeflow
  ShakeFlow: Functional Hardware Description with Latency-Insensitive Interface Combinators (ASPLOS 2023)
  ☆56Updated 10 months ago
• calyxir / calyx
  Intermediate Language (IL) for Hardware Accelerator Generators
  ☆570Updated this week
• zlfn / rust-gb
  Compile Rust code to GBZ80 (Gameboy Z80)
  ☆246Updated 4 months ago
• kaist-cp / rv6
  ☆133Updated 2 years ago
• Grubre / smol-gpu
  An rv32i inspired ISA, SIMT GPU implementation in system-verilog.
  ☆212Updated 10 months ago
• jomaway / typst-bytefield
  A typst package for creating diagrams of network protocols, memory layouts, register definitions or similar structures.
  ☆99Updated 10 months ago
• ArhanChaudhary / NAND
  NAND is a logic simulator suite made entirely from NAND gates
  ☆582Updated last month
• pc2 / sus-compiler
  A new Hardware Design Language that keeps you in the driver's seat
  ☆118Updated last week
• 9oelM / risc-v-web-simulator
  Yet another RISC-V Simulator on the web, running on Webassembly! https://riscv.vercel.app/
  ☆39Updated last year
• nlsandler / nqcc2
  Reference implementation for Writing a C Compiler
  ☆225Updated 10 months ago
• AnHaechan / ai-compilers-study-material
  A collection of study materials for AI compilers and systems.
  ☆46Updated last month
• isuckatcs / how-to-compile-your-language
  An introduction to language design through building a compiler frontend and completing a self-paced exercise on top of LLVM.
  ☆137Updated 3 months ago
• seven1m / justforfunnoreally.dev
  A little website to explain that sometimes we just like to have fun!
  ☆189Updated this week
• Askannz / munal-os
  An experimental operating system fully written in Rust, with a unikernel design, cooperative scheduling and a security model based on WAS…
  ☆795Updated 5 months ago
• chipsalliance / t1
  ☆304Updated this week
• kaist-cp / hazardflow
  HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!
  ☆20Updated last year
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆191Updated 2 months ago
• P3109 / Public
  materials available to the public
  ☆29Updated last week
• veryl-lang / veryl
  Veryl: A Modern Hardware Description Language
  ☆843Updated this week
• tenstorrent / tt-mlir
  Tenstorrent MLIR compiler
  ☆218Updated last week
• fosd-project / FOSD
  Framework of Operating System Development
  ☆108Updated last year
• yonseicasl / Kite
  Kite: Architecture Simulator for RISC-V Instruction Set
  ☆20Updated 11 months ago
• PhilippRados / wrecc
  A x86_64 C99 compiler written in Rust from scratch
  ☆441Updated last year
• spade-lang / spade
  A Hardware Description Language that doesn't make you want to pull your hair out | read-only mirror of https://gitlab.com/spade-lang/spad…
  ☆35Updated last week
• OpenMachine-ai / tinyfive
  TinyFive is a lightweight RISC-V emulator and assembler written in Python with neural network examples
  ☆68Updated 2 years ago