Alternatives and similar repositories for ruyi:

Users that are interested in ruyi are comparing it to the libraries listed below

• rv2036 / riscv-board-wandering
  RISC-V Development Boards Wandering Project. It is part of the Jiachen Project.
  ☆36Updated last week
• ziyao233 / barv
  RISC-V VM in Bash
  ☆24Updated 2 weeks ago
• loongson-community / docs
  Collection of Loongson products' public documentation
  ☆74Updated 3 weeks ago
• revyos / revyos
  Yet another Linux Distro for RISC-V!
  ☆63Updated 2 months ago
• android-la64 / docs
  ☆18Updated last month
• jiegec / unofficial-loongarch-intrinsics-guide
  Unofficial LoongArch Intrinsics Guide
  ☆51Updated 3 weeks ago
• meow-chip / MeowV64
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆61Updated 3 years ago
• rv2036 / rv2036-website
  Official website for Jiachen Project (甲辰计划).
  ☆55Updated 4 months ago
• xen0n / larva
  PoC LoongArch - RISC-V emulator
  ☆32Updated last year
• loongson-community / loongarch-opcodes
  LoongArch Opcodes (unofficially compiled list)
  ☆38Updated 3 months ago
• loongson-community / discussions
  Cross-community issue tracker & discussions / 跨社区工单追踪 & 讨论场所
  ☆16Updated last year
• dramforever / opensbi-h
  WIP: A fork of OpenSBI, with software-emulated hypervisor extension support
  ☆38Updated last month
• ISRC-CAS / tarsier-oerv
  Project magament for porting openEuler to RISC-V
  ☆34Updated last year
• rustsbi / rustsbi-tutorial
  rustsbi 开发教程
  ☆41Updated 2 years ago
• OpenRigil / openrigil-rtl
  Open-source RISC-V cryptographic hardware token, RTL repo
  ☆19Updated 2 years ago
• jiegec / kb
  My knowledge base
  ☆50Updated this week
• cogbt / COGBT
  Compile Optimization Guided Binary Translator (using llvm as infrastructure)
  ☆47Updated 8 months ago
• lat-opensource / lat
  ☆173Updated this week
• jiegec / la-inst
  Examine and discover LoongArch instructions
  ☆15Updated last year
• gtxzsxxk / temu
  可移植的 RISC-V 解释执行模拟器。模拟了常见的SoC外设，支持运行主线Linux。A portable RISC-V emulator working in instruction-interpreting way. Common SoC peripherals ar…
  ☆86Updated 6 months ago
• ruyisdk / support-matrix
  RISC-V Board and OS Support Matrix
  ☆27Updated this week
• RvOSLab / opensbi
  RISC-V Open Source Supervisor Binary Interface
  ☆10Updated 3 years ago
• loongson / la-abi-specs
  ☆27Updated last year
• rustsbi / slides
  All public report slides, articles and meeting minutes related to RustSBI
  ☆29Updated 3 weeks ago
• jiegec / SPECCPU2017Harmony
  Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT
  ☆13Updated 2 months ago
• cyyself / soc-simulator
  A Verilator based SoC simulator that allows you to define AXI Slave interface in software.
  ☆48Updated 5 months ago
• AOSC-Dev / liblol
  libLoL (LoongArch on LoongArch): Old-world ABI compatibility runtime
  ☆39Updated last month
• RigoLigoRLC / pico-loongson-ejtag
  Loongson is not making cheap EJTAG debug probes, so we make these for them to help them expand their ecosystem. Based on reverse engineer…
  ☆23Updated 2 months ago
• luojia65 / DailySchedule
  ☆23Updated 3 years ago
• LoveLonelyTime / Bergamot
  An exquisite superscalar RV32GC processor.
  ☆155Updated 3 months ago