dadabin / UE-APM

Related projects ⓘ

Alternatives and complementary repositories for UE-APM

• mkvenkit / ulx3s_examples
  Beginner-friendly Verilog based examples for the ULX3S FPGA board.
  ☆11Updated 2 years ago
• freecores / rtf8088
  rtf8088
  ☆10Updated 10 years ago
• VoidMercy / Lattice-ECP5-Bitstream-Decompiler
  Bitstream to Verilog decompiler for Lattice FPGA ECP5 chip.
  ☆20Updated 3 years ago
• lawrie / tiny_soc
  Picorv32 SoC on the TinyFPGA BX, for games etc.
  ☆12Updated 6 years ago
• krishnan-r / Logisim-RISC-Processor
  A 32-Bit RISC Processor implemented on Logisim along with a python based assembler.
  ☆17Updated 7 years ago
• zeeshanrafique23 / RV32I-Logisim
  RV32I single cycle simulation on open-source software Logisim.
  ☆16Updated 2 years ago
• jkiv / shapool-core
  FPGA core for SHA256d mining targeting Lattice iCE40 devices.
  ☆20Updated 3 years ago
• lawrie / ulx3s_retro
  Retro computing on the Ulx3s ECP5 FPGA board
  ☆24Updated 2 years ago
• mattstock / bexkat1
  An experimental CPU design
  ☆15Updated 4 years ago
• JimmyStones / Verilator_Template
  ☆15Updated 2 years ago
• fredrequin / fpga_1943
  Verilog re-implementation of the famous CAPCOM arcade game
  ☆27Updated 5 years ago
• lawrie / ulx3s_bit_streams
  Bit streams forthe Ulx3s ECP5 device
  ☆16Updated last year
• gipi / electronics-notes
  ☆28Updated 6 months ago
• qubeck78 / tangerineA7_200
  RiscV based SOC for Qmtech Artix A7-200 board. Includes nekoRv: RISC-V32IM core. And yes, it runs DOOM :)
  ☆17Updated this week
• dan-rodrigues / mobile-fpga-bluetooth-demo
  Simple BLE demo using an iOS app (SwiftUI), an ESP32 (Python) and an FPGA (Verilog)
  ☆16Updated 3 years ago
• rob-ng15 / PAWSv2
  ☆11Updated last month
• tomverbeure / fpga_quick_ram_update
  Quickly update a bitstream with new RAM contents
  ☆15Updated 3 years ago
• maehw / ftdi-nand-flash-reader
  NAND flash reader based on FTDI FT2232 IC in bit-bang IO mode
  ☆17Updated 6 years ago
• grayresearch / s3ga
  S3GA: a simple scalable serial FPGA
  ☆10Updated last year
• BLangOS / VexRiscV_with_HW-GDB_Server
  VexRiscV system with GDB-Server in Hardware
  ☆20Updated last year
• tmatsuya / next186_soc_pc
  Next186 SoC PC
  ☆14Updated 10 years ago
• cpantel / DVGHV
  Designing Video Game Hardware in Verilog
  ☆26Updated 4 years ago
• hamsternz / falcon9_pipeline
  A software pipeline to decode the Falcon 9 telemetry from the 6MS/s baseband file.
  ☆12Updated 3 years ago
• hdl-util / hdmi-demo
  Demo of hdmi on at 720p with VGA-compatible text mode and sound
  ☆24Updated last year
• Ashwin-Rajesh / RiSC-16
  RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…
  ☆10Updated 2 years ago
• hdl-util / i2c
  Fully featured implementation of Inter-IC (I2C) bus master for FPGAs
  ☆22Updated 4 years ago
• AdrianFPGA / basys3
  Tutorial for BeeInvaders game on the Basys3 FPGA board
  ☆11Updated last year
• cavearr / icecrystal
  Icestudio Collection to drive displays from Open Source FPGAs
  ☆19Updated 4 months ago
• rob-ng15 / PAWS
  PLEASE MOVE TO PAWSv2
  ☆17Updated 2 years ago