qubeck78 / tangerineA7_200Links
RiscV based SOC for Qmtech Artix A7-200 board. Includes nekoRv: RISC-V 32 IM Zicsr core. And yes, it runs DOOM :)
☆19Updated 10 months ago
Alternatives and similar repositories for tangerineA7_200
Users that are interested in tangerineA7_200 are comparing it to the libraries listed below
Sorting:
- Hardware and support board schematics☆16Updated 9 years ago
- An FPGA/PCI Device Reference Platform☆31Updated 4 years ago
- Reverse Engineering of the Cisco HWIC-3G-CDMA PCB☆42Updated last year
- Extracting bits from Microscope images of ROM Constants, and disassembling them into readable 8051 assembly code☆22Updated 4 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆17Updated 4 years ago
- Verilog design examples for use with the Signaloid C0-microSD☆50Updated 3 weeks ago
- A guide to silicon reverse engineering by optical microscophy☆14Updated 10 months ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 3 years ago
- flashrom compatible serprog firmware for the Pico Debug'n'Dump☆26Updated 2 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆27Updated 2 years ago
- decode bits into bytes☆45Updated 5 years ago
- understanding the tinyfpga bootloader☆25Updated 7 years ago
- SiLabs C8051F34x code protection bypass☆68Updated 4 years ago
- Motorola 6805/68HC05 CPU emulator core☆19Updated last year
- Waveform Generator☆11Updated 3 years ago
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12Updated 5 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Updated 2 years ago
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆34Updated 6 years ago
- SPI flash MITM and emulation (QSPI is a WIP)☆20Updated 3 years ago
- Mask ROM decoding utilities☆74Updated 2 years ago
- The firmware, gateware, and host software of the ESP CPA Board.☆26Updated last year
- This is the client side library to access JTAG Server distributed with Quartus (jtagd/jtagserver.exe). The protocol is known as Advanced …☆19Updated 2 months ago
- Jtag parsing scripts☆10Updated 2 years ago
- A pipelined 80286-class FPGA softcore CPU☆23Updated 4 months ago
- FLIX-V: FPGA, Linux and RISC-V☆41Updated 2 years ago
- A disassembler for the RP2040 Programmable I/O State-machine!☆36Updated 2 years ago
- 360nosc0pe Siglent SDS 1x0xX-E FPGA bitstreams☆17Updated 7 years ago
- VexRiscV system with GDB-Server in Hardware☆21Updated 2 years ago
- OpenRISC 1000 processor module for IDA 7.x☆13Updated last year
- VGA-compatible text mode functionality☆17Updated 5 years ago