qubeck78 / tangerineA7_200Links
RiscV based SOC for Qmtech Artix A7-200 board. Includes nekoRv: RISC-V 32 IM Zicsr core. And yes, it runs DOOM :)
☆18Updated 9 months ago
Alternatives and similar repositories for tangerineA7_200
Users that are interested in tangerineA7_200 are comparing it to the libraries listed below
Sorting:
- Hardware and support board schematics☆16Updated 8 years ago
- flashrom compatible serprog firmware for the Pico Debug'n'Dump☆26Updated 2 years ago
- A guide to silicon reverse engineering by optical microscophy☆14Updated 9 months ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆27Updated 2 years ago
- decode bits into bytes☆46Updated 5 years ago
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- Reverse Engineering of the Cisco HWIC-3G-CDMA PCB☆42Updated last year
- understanding the tinyfpga bootloader☆24Updated 7 years ago
- Verilog design examples for use with the Signaloid C0-microSD☆50Updated 3 weeks ago
- Extracting bits from Microscope images of ROM Constants, and disassembling them into readable 8051 assembly code☆22Updated 4 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Updated 2 years ago
- VexRiscV system with GDB-Server in Hardware☆21Updated 2 years ago
- Versatile tool to untangle wires. Made by chip researchers - for chip researchers. This means that the utility is wildly custom and incom…☆57Updated 2 months ago
- Attempts to glitch the code from a 68HC705C8☆13Updated 3 years ago
- An FPGA/PCI Device Reference Platform☆31Updated 4 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆26Updated 4 years ago
- 360nosc0pe Siglent SDS 1x0xX-E FPGA bitstreams☆17Updated 7 years ago
- ARM JTAG/SWD debugger (BlackMagic port) based on RP2040.☆14Updated last week
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 3 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 5 years ago
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12Updated 5 years ago
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆34Updated 6 years ago
- LiteX based FPGA gateware for Thunderscope.☆27Updated last year
- SiLabs C8051F34x code protection bypass☆67Updated 4 years ago
- FPGA glitcher based on toothlessco's arty-glitcher, but for the icebreaker☆18Updated 5 years ago
- A disassembler for the RP2040 Programmable I/O State-machine!☆36Updated 2 years ago
- This is the client side library to access JTAG Server distributed with Quartus (jtagd/jtagserver.exe). The protocol is known as Advanced …☆19Updated 2 months ago
- ☆53Updated 6 months ago
- How to use the Intel JTAG primitive without using virtual JTAG☆17Updated 3 years ago
- FLIX-V: FPGA, Linux and RISC-V☆41Updated last year