qubeck78 / tangerineA7_200Links
RiscV based SOC for Qmtech Artix A7-200 board. Includes nekoRv: RISC-V 32 IM Zicsr core. And yes, it runs DOOM :)
☆19Updated 11 months ago
Alternatives and similar repositories for tangerineA7_200
Users that are interested in tangerineA7_200 are comparing it to the libraries listed below
Sorting:
- Hardware and support board schematics☆16Updated 9 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 3 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆28Updated 2 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆17Updated 4 years ago
- A pipelined 80286-class FPGA softcore CPU☆24Updated 5 months ago
- VexRiscV system with GDB-Server in Hardware☆21Updated 2 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Updated 2 years ago
- Waveform Generator☆11Updated 3 years ago
- 360nosc0pe Siglent SDS 1x0xX-E FPGA bitstreams☆17Updated 7 years ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- Reverse Engineering of the Cisco HWIC-3G-CDMA PCB☆42Updated last year
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆41Updated last year
- A guide to silicon reverse engineering by optical microscophy☆14Updated 11 months ago
- Bit streams forthe Ulx3s ECP5 device☆18Updated 2 years ago
- Verilog design examples for use with the Signaloid C0-microSD☆52Updated 3 weeks ago
- A port of Quake (supporting both Shareware and Full) to Silicon Labs EFR32MG24/MGM240 devices, using only 276 kB of RAM!☆34Updated last year
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆104Updated 3 months ago
- An FPGA/PCI Device Reference Platform☆31Updated 5 years ago
- ☆13Updated 4 years ago
- Demo of hdmi on at 720p with VGA-compatible text mode and sound☆26Updated 2 years ago
- A blinky project for the ULX3S v3.0.3 FPGA board☆17Updated 6 years ago
- Mask ROM decoding utilities☆74Updated 2 years ago
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆34Updated 7 years ago
- decode bits into bytes☆45Updated 5 years ago
- Verilog implementation of PAL, NTSC and SECAM color encoding☆60Updated 3 months ago
- A dual-socket USB host PMOD module.☆14Updated 8 months ago
- Container for compiling LiteX HDL FPGA designs using the free OpenXC7 tool chain and GitHub code spaces☆26Updated 2 years ago
- Collection of Raspberry Pi Pico board adapters for use with Pico-DirtyJTAG☆14Updated last year
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12Updated 5 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆20Updated last year