Alternatives and similar repositories for cheri-examples

Users that are interested in cheri-examples are comparing it to the libraries listed below

• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆56Updated last month
• project-oak / silveroak
  Formal specification and verification of hardware, especially for security and privacy.
  ☆126Updated 3 years ago
• mit-plv / riscv-semantics
  A formal semantics of the RISC-V ISA in Haskell
  ☆165Updated last year
• CTSRD-CHERI / cheri-exercises
  Learning exercises for CHERI
  ☆21Updated 7 months ago
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆38Updated last week
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆72Updated this week
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆80Updated last week
• mit-plv / riscv-coq
  RISC-V Specification in Coq
  ☆114Updated 4 months ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆59Updated 2 months ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆154Updated 7 months ago
• viperproject / silicon
  Symbolic-execution-based verifier for the Viper intermediate verification language.
  ☆105Updated last week
• stanford-centaur / pono
  Pono: A flexible and extensible SMT-based model checker
  ☆103Updated this week
• hernanponcedeleon / Dat3M
  A verification tool for many memory models
  ☆94Updated this week
• ARM-software / asl-interpreter
  Example implementation of Arm's Architecture Specification Language (ASL)
  ☆117Updated 5 years ago
• ymanerka / pipeproof
  PipeProof
  ☆11Updated 5 years ago
• rems-project / isla
  Symbolic execution tool for Sail ISA specifications
  ☆67Updated 2 weeks ago
• uclid-org / uclid
  UCLID5: formal modeling, verification, and synthesis of computational systems
  ☆143Updated 2 months ago
• alastairreid / asl-interpreter
  Example implementation of Arm's Architecture Specification Language (ASL)
  ☆40Updated this week
• rsnikhil / Forvis_RISCV-ISA-Spec
  Formal specification of RISC-V Instruction Set
  ☆100Updated 4 years ago
• GaloisInc / grift
  Galois RISC-V ISA Formal Tools
  ☆58Updated 2 months ago
• CakeML / hardware
  Verilog development and verification project for HOL4
  ☆26Updated last month
• pfnet-research / ATPG4SV
  A prototype of Concolic Testing engine for SystemVerilog, developed as part of PFN summer internship 2018.
  ☆18Updated 6 years ago
• hackdac / hackdac_2018_beta
  The SoC used for the beta phase of Hack@DAC 2018.
  ☆17Updated 5 years ago
• arbrad / IC3ref
  IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.
  ☆57Updated 10 years ago
• bitwuzla / bitwuzla
  Bitwuzla is a Satisfiability Modulo Theories (SMT) solver for the theories of fixed-size bit-vectors, floating-point arithmetic, arrays a…
  ☆255Updated this week
• daniellustig / riscv-memory-model
  A formalization of the RVWMO (RISC-V) memory model
  ☆33Updated 2 years ago
• rems-project / rmem
  rmem public repo
  ☆42Updated 2 weeks ago
• rems-project / cerberus
  Cerberus C semantics
  ☆62Updated this week
• CTSRD-CHERI / cheribuild
  Easily build and run CHERI related projects
  ☆75Updated this week
• Smattr / rumur
  yet another model checker
  ☆20Updated last month