Alternatives and similar repositories for cheri-examples

Users that are interested in cheri-examples are comparing it to the libraries listed below

• project-oak / silveroak
  Formal specification and verification of hardware, especially for security and privacy.
  ☆126Updated 3 years ago
• mit-plv / riscv-semantics
  A formal semantics of the RISC-V ISA in Haskell
  ☆167Updated last year
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆55Updated 3 weeks ago
• stanford-centaur / pono
  Pono: A flexible and extensible SMT-based model checker
  ☆105Updated this week
• mit-plv / riscv-coq
  RISC-V Specification in Coq
  ☆115Updated this week
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆157Updated last month
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆60Updated last week
• rsnikhil / Forvis_RISCV-ISA-Spec
  Formal specification of RISC-V Instruction Set
  ☆100Updated 5 years ago
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆79Updated this week
• daniellustig / riscv-memory-model
  A formalization of the RVWMO (RISC-V) memory model
  ☆34Updated 3 years ago
• CakeML / hardware
  Verilog development and verification project for HOL4
  ☆26Updated 2 months ago
• herd / herdtools7
  The Herd toolsuite to deal with .cat memory models (version 7.xx)
  ☆263Updated last week
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆145Updated last week
• arbrad / IC3ref
  IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.
  ☆59Updated 10 years ago
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆82Updated 3 weeks ago
• mit-plv / kami
  A Platform for High-Level Parametric Hardware Specification and its Modular Verification
  ☆155Updated this week
• uclid-org / uclid
  UCLID5: formal modeling, verification, and synthesis of computational systems
  ☆145Updated last week
• hernanponcedeleon / Dat3M
  A verification tool for many memory models
  ☆96Updated this week
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆41Updated last week
• ymanerka / pipeproof
  PipeProof
  ☆11Updated 5 years ago
• vegaluisjose / reticle
  ☆40Updated 3 years ago
• aqjune / mlir-tv
  A translation validation framework for MLIR
  ☆87Updated 4 months ago
• GaloisInc / grift
  Galois RISC-V ISA Formal Tools
  ☆60Updated 3 months ago
• sambayless / monosat
  MonoSAT - An SMT solver for Monotonic Theories
  ☆113Updated 3 months ago
• ymherklotz / vericert
  A formally verified high-level synthesis tool based on CompCert and written in Coq.
  ☆92Updated last year
• rems-project / rmem
  rmem public repo
  ☆43Updated last month
• rems-project / isla
  Symbolic execution tool for Sail ISA specifications
  ☆73Updated last week
• daniellustig / coatcheck
  COATCheck
  ☆13Updated 6 years ago
• bitwuzla / bitwuzla
  Bitwuzla is a Satisfiability Modulo Theories (SMT) solver for the theories of fixed-size bit-vectors, floating-point arithmetic, arrays a…
  ☆263Updated this week
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year