Example implementation of Arm's Architecture Specification Language (ASL)
☆60Jun 30, 2026Updated 3 weeks ago
Alternatives and similar repositories for asl-interpreter
Users that are interested in asl-interpreter are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Tools to process ARM's Machine Readable Architecture Specification☆137Jan 1, 2020Updated 6 years ago
- Interpreter and compiler for the ISA specification language "Architecture Specification Language" (ASL)☆29Jul 3, 2026Updated 2 weeks ago
- Partial evaluator for Arm's Architecture Specification Language (ASL)☆17Jun 12, 2026Updated last month
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆94Jun 19, 2026Updated last month
- Symbolic execution tool for Sail ISA specifications☆91Feb 27, 2026Updated 4 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆18Jul 12, 2024Updated 2 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Sail architecture definition language☆906Updated this week
- ☆20Jan 2, 2026Updated 6 months ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- ☆15Dec 6, 2023Updated 2 years ago
- Formally proven secure design of the RISC-V core BOOM (Berkeley Out-of-Order Machine) w.r.t. transient execution attacks (e.g., Meltdown …☆15Jan 17, 2025Updated last year
- ☆15Dec 9, 2025Updated 7 months ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The implementation of an SMTLib dialect for xDSL☆19Apr 16, 2026Updated 3 months ago
- RTLCheck☆26Oct 9, 2018Updated 7 years ago
- [NeurIPS 2024 Spotlight] Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs☆15Feb 22, 2026Updated 5 months ago
- ☆25Jun 23, 2024Updated 2 years ago
- compiling DSLs to high-level hardware instructions☆23Nov 8, 2022Updated 3 years ago
- A Fast Floating-Point Satisfiability Solver☆31Jul 26, 2025Updated 11 months ago
- ☆16Aug 26, 2025Updated 10 months ago
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Jul 4, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Generate Rust Emulators and Disassemblers from Ghidra Sleigh.☆17Jul 18, 2023Updated 3 years ago
- Formal verification tools for Chisel and RISC-V☆14Mar 29, 2026Updated 3 months ago
- miniKanren with a first-order representation of the search space☆17Mar 11, 2026Updated 4 months ago
- Easy SMT solver interaction☆36Feb 3, 2026Updated 5 months ago
- ☆15Feb 6, 2021Updated 5 years ago
- Alternative implementation of the logical framework Dedukti in Rust☆23Apr 10, 2025Updated last year
- Automatic generation of architecture-level models for hardware from its RTL design.☆16Apr 12, 2023Updated 3 years ago
- A collection of datapath circuit design and verification benchmarks☆19Jul 9, 2026Updated last week
- ☆49May 18, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Tiny verified SAT-solver☆30Jan 7, 2022Updated 4 years ago
- A Symbolic Emulator for Shuffle Synthesis on the NVIDIA PTX Code☆16Mar 19, 2023Updated 3 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- Experimental AArch64 Emulator Written in C++☆41Sep 13, 2023Updated 2 years ago
- Extremely Simple Microbenchmarks☆45May 23, 2018Updated 8 years ago
- IC3PO: IC3 for Proving Protocol Properties☆28Sep 10, 2024Updated last year
- Counter-example guided inductive synthesis (CEGIS) implementation for the SMT solver Z3 by Microsoft Research☆67Jan 8, 2017Updated 9 years ago