alastairreid / asl-interpreter
Example implementation of Arm's Architecture Specification Language (ASL)
☆36Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for asl-interpreter
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆71Updated last month
- Example implementation of Arm's Architecture Specification Language (ASL)☆110Updated 5 years ago
- Tools to process ARM's Machine Readable Architecture Specification☆122Updated 4 years ago
- CHERI-RISC-V model written in Sail☆55Updated last month
- Verified, Incremental, Binary Editing with Synthesis☆50Updated last year
- Experimental translation of llvm to smt.☆56Updated 4 years ago
- rmem public repo☆40Updated 3 months ago
- Symbolic execution tool for Sail ISA specifications☆62Updated last month
- Automatic detection of speculative information flows☆66Updated 3 years ago
- oo7, a binary analysis tool to defend against Spectre vulnerabilities☆32Updated 4 years ago
- QEMU with support for CHERI☆54Updated this week
- Source code for the equivalence checker presented in the PLDI 2019 paper, "Semantic Program Alignment for Equivalence Checking"☆38Updated 4 years ago
- A verification tool for many memory models☆77Updated this week
- Liveness-driven random C code generator☆41Updated 4 months ago
- A (concrete or symbolic) implementation of IEEE-754 / SMT-LIB floating-point☆38Updated 2 years ago
- A benchmark for C program verification☆15Updated 8 months ago
- PipeProof☆11Updated 4 years ago
- Generates CIL MLIR dialect from C/C++ source.☆31Updated 3 years ago
- Binsec/Haunted is an extension of Binsec to verify speculative constant-time and detect Spectre attacks.☆16Updated last year
- Verification of BPF JIT compilers☆54Updated last year
- Semantic model for aspects of ELF static linking and DWARF debug information☆42Updated last year
- Binsec/Rel is an extension of Binsec that implements relational symbolic execution for constant-time verification and secret-erasure at b…☆33Updated last year
- BTOR2 MLIR project☆16Updated 9 months ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆60Updated this week
- The source code to the Voss II Hardware Verification Suite☆53Updated last month
- GoNative project: formal machines models in Coq☆36Updated 7 years ago
- Semantics of x86-64 in K☆143Updated 4 years ago
- A translation validation framework for MLIR☆73Updated 2 weeks ago
- ☆48Updated 8 years ago
- print information from LLVM dataflow analyses☆13Updated 4 years ago