alastairreid / asl-interpreterLinks
Example implementation of Arm's Architecture Specification Language (ASL)
☆43Updated this week
Alternatives and similar repositories for asl-interpreter
Users that are interested in asl-interpreter are comparing it to the libraries listed below
Sorting:
- Example implementation of Arm's Architecture Specification Language (ASL)☆117Updated 5 years ago
- Tools to process ARM's Machine Readable Architecture Specification☆131Updated 5 years ago
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆80Updated this week
- Verified, Incremental, Binary Editing with Synthesis☆52Updated 2 years ago
- Symbolic execution tool for Sail ISA specifications☆72Updated last week
- CHERI-RISC-V model written in Sail☆59Updated last week
- Interpreter and compiler for the ISA specification language "Architecture Specification Language" (ASL)☆20Updated this week
- A verification tool for many memory models☆94Updated this week
- Semantic model for aspects of ELF static linking and DWARF debug information☆44Updated last week
- rmem public repo☆43Updated last month
- QEMU with support for CHERI☆58Updated 2 weeks ago
- Automatic detection of speculative information flows☆68Updated 3 years ago
- Fork of LLVM adding CHERI support☆55Updated this week
- Source code for the equivalence checker presented in the PLDI 2019 paper, "Semantic Program Alignment for Equivalence Checking"☆43Updated 5 years ago
- A (concrete or symbolic) implementation of IEEE-754 / SMT-LIB floating-point☆40Updated 3 months ago
- Liveness-driven random C code generator☆41Updated 11 months ago
- All the tools you need to reproduce the CellIFT paper experiments☆21Updated 4 months ago
- Experimental translation of llvm to smt.☆56Updated 5 years ago
- ☆47Updated 3 years ago
- The Captive Hypervisor☆42Updated 2 years ago
- Verification of BPF JIT compilers☆55Updated last year
- Testing processors with Random Instruction Generation☆38Updated last week
- The HW-CBMC and EBMC Model Checkers for Verilog☆77Updated last week
- ☆14Updated last week
- Synthesis of loop-free programs☆17Updated last week
- Semantics of x86-64 in K☆156Updated 5 years ago
- XML representation of the x86 instruction set☆28Updated last week
- Code repository for Coppelia tool☆23Updated 4 years ago
- A Fast Floating-Point Satisfiability Solver☆28Updated 6 years ago
- UB-aware interpreter for LLVM debugging☆29Updated this week