cispa / regcheckLinks
Proof-of-concept implementation for the paper "Reviving Meltdown 3a" (ESORICS 2023)
☆15Updated last year
Alternatives and similar repositories for regcheck
Users that are interested in regcheck are comparing it to the libraries listed below
Sorting:
- Proof-of-concept implementation for the paper "Indirect Meltdown: Building Novel Side-Channel Attacks from Transient Execution Attacks" (…☆22Updated last year
- Medusa Repository: Transynther tool and Medusa Attack☆21Updated 4 years ago
- ☆24Updated last year
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆61Updated 2 years ago
- Proof-of-concept implementation for the paper "(M)WAIT for It: Bridging the Gap between Microarchitectural and Architectural Side Channel…☆26Updated last year
- The open-source component of Prime+Scope, published at CCS 2021☆31Updated last year
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆57Updated 3 years ago
- Proof-of-concept implementation for the paper "Efficient and Generic Microarchitectural Hash-Function Recovery" (IEEE S&P 2024)☆30Updated last year
- ☆18Updated 2 years ago
- Rage Against The Machine Clear: A Systematic Analysis of Machine Clears and Their Implications for Transient Execution Attacks☆21Updated 3 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆20Updated 4 years ago
- The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Specula…☆21Updated last year
- Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)☆22Updated 2 months ago
- Using Data Memory-Dependent Prefetchers to Leak Data at Rest☆36Updated 2 years ago
- ☆38Updated last year
- Fuzzer that searches for vulnerabilities like Spectre and Meltdown in CPUs☆42Updated 2 years ago
- HW interface for memory caches☆28Updated 5 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆15Updated 3 years ago
- ☆17Updated last year
- Implementation for the DIMVA'22 paper "Branch Different - Spectre Attacks on Apple Silicon"☆30Updated 2 years ago
- PoC for Paper: BunnyHop Exploiting the Instruction Prefetcher (USENIX Security 2023)☆12Updated last year
- A tool for detecting Spectre vulnerabilities through fuzzing☆41Updated 3 years ago
- Pathfinder: High-Resolution Control-Flow Attacks Exploiting the Conditional Branch Predictor☆17Updated 10 months ago
- Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]☆62Updated 9 months ago
- All the tools you need to reproduce the CellIFT paper experiments☆21Updated 3 months ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆67Updated 2 months ago
- Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data☆20Updated 2 years ago
- Tool to Analyze Speculative Execution Attacks and Mitigations☆55Updated 3 years ago
- ☆9Updated 2 years ago
- ☆25Updated 2 years ago