Alternatives and similar repositories for regcheck

Users that are interested in regcheck are comparing it to the libraries listed below

• cispa / indirect-meltdown
  Proof-of-concept implementation for the paper "Indirect Meltdown: Building Novel Side-Channel Attacks from Transient Execution Attacks" (…
  ☆22Updated last year
• amdprefetch / amd-prefetch-attacks
  ☆25Updated last year
• flowyroll / medusa
  Medusa Repository: Transynther tool and Medusa Attack
  ☆21Updated 4 years ago
• KULeuven-COSIC / PRIME-SCOPE
  The open-source component of Prime+Scope, published at CCS 2021
  ☆32Updated last year
• cispa / mwait
  Proof-of-concept implementation for the paper "(M)WAIT for It: Bridging the Gap between Microarchitectural and Architectural Side Channel…
  ☆26Updated last year
• libtea / frameworks
  Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser
  ☆61Updated 2 years ago
• cispa / Microarchitectural-Hash-Function-Recovery
  Proof-of-concept implementation for the paper "Efficient and Generic Microarchitectural Hash-Function Recovery" (IEEE S&P 2024)
  ☆30Updated last year
• vusec / tlbdr
  ☆18Updated 2 years ago
• zzrcxb / LLCFeasible
  Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)
  ☆25Updated 2 months ago
• scy-phy / FetchBench
  ☆17Updated last year
• vernamlab / medusa
  Medusa Repository: Transynther tool and Medusa Attack
  ☆20Updated 4 years ago
• isec-tugraz / msrevelio
  ☆38Updated last year
• vusec / fpvi-scsb
  Rage Against The Machine Clear: A Systematic Analysis of Machine Clears and Their Implications for Transient Execution Attacks
  ☆21Updated 4 years ago
• cispa / hammulator
  Proof-of-concept implementation for the paper "Hammulator: Simulate Now - Exploit Later" (DRAMSec 2023)
  ☆17Updated 2 years ago
• FPSG-UIUC / augury
  Using Data Memory-Dependent Prefetchers to Leak Data at Rest
  ☆36Updated 2 years ago
• cgvwzq / cachequery
  HW interface for memory caches
  ☆28Updated 5 years ago
• cispa / osiris
  Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)
  ☆57Updated 2 weeks ago
• FPSG-UIUC / Peek-a-Walk
  Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"
  ☆19Updated 3 months ago
• flowyroll / uarchsec
  ☆45Updated 6 years ago
• CPU-THU / Spectre-V4-ng
  The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Specula…
  ☆21Updated last year
• hoseinyavarzadeh / Pathfinder_Attack
  Pathfinder: High-Resolution Control-Flow Attacks Exploiting the Conditional Branch Predictor
  ☆17Updated 11 months ago
• vusec / inspectre-gadget
  InSpectre Gadget: in-depth inspection and exploitability analysis of Spectre disclosure gadgets
  ☆52Updated 2 months ago
• isec-tugraz / halfdouble
  ☆16Updated 2 years ago
• OleksiiOleksenko / SpecFuzz
  A tool for detecting Spectre vulnerabilities through fuzzing
  ☆41Updated 3 years ago
• FPSG-UIUC / Pandora
  Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data
  ☆21Updated 2 years ago
• ibm-research / speculator
  Tool to Analyze Speculative Execution Attacks and Mitigations
  ☆55Updated 3 years ago
• hw-sw-contracts / revizor
  Fuzzer that searches for vulnerabilities like Spectre and Meltdown in CPUs
  ☆42Updated 2 years ago
• cispa / Security-RISC
  Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)
  ☆68Updated 3 months ago
• owenlly / Indirector_Artifact
  Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]
  ☆61Updated 10 months ago
• ahoi-attacks / WeSee
  Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)
  ☆24Updated last year