☆40Aug 13, 2020Updated 5 years ago
Alternatives and similar repositories for openzynq
Users that are interested in openzynq are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Yet another field-oriented 3-phase permanent magnet synchronous motor controller☆14May 25, 2025Updated 10 months ago
- xilxin download tools☆58Nov 1, 2019Updated 6 years ago
- ☆11Mar 14, 2022Updated 4 years ago
- The program for USB-Blaster Chinese version on STM32 works with☆33Sep 7, 2017Updated 8 years ago
- ZYNQ7010-20 开源开发板,经济实惠好吃不贵☆175Dec 19, 2022Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☢️#️⃣ Hardware for quick and easy prototyping with your silicon photomultiplier and even building a simple scintillation counter.☆36Dec 26, 2025Updated 3 months ago
- serT 远程串口透传模块, 部分开源, 开源部分遵守MIT协议☆12Feb 9, 2017Updated 9 years ago
- 基于ZYNQ+AD9363的开源SDR硬件☆566Sep 13, 2022Updated 3 years ago
- FTDI EEPROM dumps for common JTAG FPGA programmers☆93Nov 18, 2023Updated 2 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆93Nov 7, 2024Updated last year
- AD9363 + XC6SLX9 board☆12Apr 23, 2019Updated 6 years ago
- A C++ Geant4 (https://github.com/Geant4/geant4) simulation toolkit for silicon photomultipliers.☆39Dec 1, 2022Updated 3 years ago
- Use Raspberry Pi as a wireless Xilinx JTAG 'cable'. Note: This is a portable, tested, maintained clone of https://github.com/strongleg/xv…☆47Aug 25, 2021Updated 4 years ago
- RK3588_hdk quad A76 & quad A53☆14Apr 12, 2022Updated 3 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- KiCad PCB project of Logic Analyzer☆47Jan 3, 2021Updated 5 years ago
- 这是一个用于已经安装的pyocd的GUI界面,用于使用DAP-Link下载到单片机和生成命令,省去自己写命令的麻烦☆13Dec 28, 2023Updated 2 years ago
- Lightweight TFTP server library☆13Jan 3, 2019Updated 7 years ago
- Initial version of DSLogic-fw based on keil☆39Jul 21, 2014Updated 11 years ago
- A Linux rootkit☆10Nov 1, 2018Updated 7 years ago
- sx1280基本收发☆10Jul 24, 2019Updated 6 years ago
- ☆10Feb 1, 2022Updated 4 years ago
- A digital Oscilloscope designed using Zedboard (Zynq7000Soc). The input signal is sample and processed using Zedboard and the sample dat…☆26Jul 30, 2020Updated 5 years ago
- NUT2NT+ hardware and gateware sources☆26Apr 27, 2020Updated 5 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- A plugin for deluge (torrent client)☆12Jan 4, 2012Updated 14 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆63Oct 20, 2022Updated 3 years ago
- Realtime Multithreaded Compression library writen in C/C++☆51Nov 5, 2025Updated 4 months ago
- ☆12Mar 11, 2026Updated 2 weeks ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Dec 2, 2020Updated 5 years ago
- My self-designed ZYNQ-7010 4-layer developement board.☆35Jul 25, 2021Updated 4 years ago
- USB2.0 Verilog☆20Apr 21, 2019Updated 6 years ago
- 实验室项目,用于管理实验室器件,c#编写的Winfrom程序,实现了用户注册,用于权限管理,器件出入库管理存档,数据库用的是MySql。☆12Jul 25, 2017Updated 8 years ago
- ProtoThread相关移植例程☆16Feb 16, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- This is xc7z020clg400 FPGA hardware core board design☆81Nov 8, 2023Updated 2 years ago
- 使用stm32f103系列实现的异步声卡,增加了CPLD外部时钟源(不再更新)☆11Feb 8, 2020Updated 6 years ago
- ☆11Jul 17, 2023Updated 2 years ago
- 用于xilinx平台的简易自制下载器。☆99Aug 18, 2020Updated 5 years ago
- Improved multislope ADC☆38Oct 11, 2024Updated last year
- zynq 7000 series training, with z7-lite board☆21Jun 16, 2022Updated 3 years ago
- Module giải mã và đóng gói cho các giao thức IP/TCP+UDP. Viết bằng Verilog. Đề tài thực hiện cho Đồ án thiết kế luận lý.☆13Jan 3, 2022Updated 4 years ago