Alternatives and similar repositories for spicelib

Users that are interested in spicelib are comparing it to the libraries listed below

• Qorvo / PyQSPICE
  Python Interface for QSPICE
  ☆36Updated last year
• donghoonpark / ltspice_pytool
  Spice data analysis tool for python
  ☆118Updated 2 years ago
• nunobrum / PyLTSpice
  Set of tools to interact with LTSpice. See README file for more information.
  ☆246Updated 2 months ago
• KSKelvin-Github / Qspice
  Qspice technique, symbols and examples
  ☆64Updated this week
• robdunn4 / QSpice
  QSpice tools, components, symbols, code, etc.
  ☆51Updated 2 weeks ago
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆54Updated 2 years ago
• hanspi42 / signalflowgrapher
  This Python tool allows you to draw signal-flow graphs, calculate transfer functions (SymPy code is generated for further use in Jupyter …
  ☆37Updated last year
• arpadbuermen / OpenVAF
  An innovative Verilog-A compiler
  ☆27Updated last month
• DDD-FIT-CTU / CMOS-SPICE-Model-Collections
  MOSIS MPW Test Data and SPICE Models Collections
  ☆37Updated 5 years ago
• Lenty / SLiCAP_python
  Open-source version of SLiCAP, implemented in python
  ☆36Updated 7 months ago
• Nubis-Communications / SignalIntegrity
  Python tools for signal integrity applications
  ☆149Updated last week
• Isotel / mixedsim
  Hardware Design Tool - Mixed Signal Simulation with Verilog
  ☆79Updated 6 months ago
• iic-jku / analog-circuit-design
  Course material for a basic hands-on analog circuit design course with IC emphasis
  ☆128Updated last week
• LubomirJagos42 / FreeCAD-OpenEMS-Export
  Simple GUI plugin for FreeCAD to export current model for EM simulation in OpenEMS
  ☆47Updated last month
• dreoilin / pygmid
  A python3 gm/ID starter kit
  ☆49Updated 10 months ago
• capn-freako / PyBERT
  Serial communication link bit error rate tester simulator, written in Python.
  ☆110Updated this week
• muhammadaldacher / Analog-Design-of-LDO-with-PMOS-pass-device
  This project discusses the design procedure of a Low Dropout Voltage Regulator (LDO) circuit.
  ☆12Updated last year
• wulffern / aicex
  Files for Advanced Integrated Circuits
  ☆29Updated last month
• physicboy / QSPICE
  ☆25Updated last week
• dwarning / VA-Models
  Verilog-A simulation models
  ☆74Updated last week
• davemuscle / sigma_delta_converters
  Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components
  ☆69Updated 3 years ago
• mick001 / Circuits-LTSpice
  A collection of circuits in LTSpiceIV that I have examined during the years
  ☆110Updated 5 years ago
• eskiyerli / revedaRelease
  This repository is for (pre-)release versions of the Revolution EDA.
  ☆42Updated last month
• efabless / sky130_klayout_pdk
  Skywaters 130nm Klayout PDK
  ☆26Updated 5 months ago
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆54Updated 8 years ago
• sscs-ose / sscs-chipathon-2024
  ☆83Updated 6 months ago
• mbalestrini / gdsiistl
  Converts GDSII files to STL files.
  ☆37Updated last year
• medwatt / gmid
  Python script for generating lookup tables for the gm/ID design methodology and much more ...
  ☆93Updated 2 months ago
• ACMmodel / MOSFET_model
  A simple MOSFET model with only 5-DC-parameters for circuit simulation
  ☆45Updated this week
• TinyTapeout / xschem-viewer
  Online viewer of Xschem schematic files
  ☆26Updated 7 months ago