Alternatives and similar repositories for spicelib

Users that are interested in spicelib are comparing it to the libraries listed below

• donghoonpark / ltspice_pytool
  Spice data analysis tool for python
  ☆120Updated 2 years ago
• Qorvo / PyQSPICE
  Python Interface for QSPICE
  ☆43Updated last year
• Lenty / SLiCAP_python
  Open-source version of SLiCAP, implemented in python
  ☆37Updated last year
• nunobrum / PyLTSpice
  Set of tools to interact with LTSpice. See README file for more information.
  ☆269Updated 2 months ago
• Isotel / mixedsim
  Hardware Design Tool - Mixed Signal Simulation with Verilog
  ☆89Updated last year
• Nubis-Communications / SignalIntegrity
  Python tools for signal integrity applications
  ☆164Updated last month
• capn-freako / PyBERT
  Serial communication link bit error rate tester simulator, written in Python.
  ☆120Updated 3 weeks ago
• arpadbuermen / OpenVAF
  An innovative Verilog-A compiler - reloaded
  ☆36Updated last week
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆53Updated 3 years ago
• KSKelvin-Github / Qspice
  Qspice technique, symbols and examples
  ☆87Updated this week
• dreoilin / pygmid
  A python3 gm/ID starter kit
  ☆61Updated last month
• wulffern / aicex
  Files for Advanced Integrated Circuits
  ☆34Updated 2 weeks ago
• iic-jku / analog-circuit-design
  Course material for a basic hands-on analog circuit design course with IC emphasis
  ☆176Updated last week
• nkrackow / SingularitySurfer-FPGA-Lock-In-Amplifier
  Repository for the development of an FPGA based DSP Lock-In Amplifier
  ☆71Updated 2 years ago
• LubomirJagos42 / FreeCAD-OpenEMS-Export
  Simple GUI plugin for FreeCAD to export current model for EM simulation in OpenEMS
  ☆57Updated 8 months ago
• antmicro / gerber2ems
  Python interface to OpenEMS, for PCB trace simulation. Accepts Gerber files as input. Features automatic grid generation and postprocess…
  ☆194Updated last week
• davemuscle / sigma_delta_converters
  Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components
  ☆76Updated 3 years ago
• eskiyerli / revolution-eda
  This repository is for (pre-)release versions of the Revolution EDA.
  ☆58Updated 3 weeks ago
• DDD-FIT-CTU / CMOS-SPICE-Model-Collections
  MOSIS MPW Test Data and SPICE Models Collections
  ☆39Updated 5 years ago
• hanspi42 / signalflowgrapher
  This Python tool allows you to draw signal-flow graphs, calculate transfer functions (SymPy code is generated for further use in Jupyter …
  ☆40Updated this week
• dwarning / VA-Models
  Verilog-A simulation models
  ☆91Updated 2 months ago
• VolkerMuehlhaus / openems_ihp_sg13g2
  Development repository for openEMS workflow for IHP SG13G2
  ☆57Updated 2 weeks ago
• robdunn4 / QSpice
  QSpice tools, components, symbols, code, etc.
  ☆64Updated 2 weeks ago
• siddhantladdha / analog_daddy
  This library is an attempt to make transistor sizing for Analog design less painful.
  ☆21Updated 5 months ago
• medwatt / gmid
  Python script for generating lookup tables for the gm/ID design methodology and much more ...
  ☆111Updated last month
• iic-jku / Circuit-Designers-Etiquette
  A set of rules and recommendations for analog and digital circuit designers.
  ☆31Updated last year
• ediloren / FastCap2
  FastCap is the premium capacitance solver originally developed at M.I.T. on Unix platform. A de-facto golden reference standard, FastCap …
  ☆51Updated 10 years ago
• ggventurini / python-deltasigma
  A port of the MATLAB Delta Sigma Toolbox based on free software and very little sleep
  ☆94Updated 3 years ago
• bmurmann / Ngspice-on-Colab
  Sandbox for experimenting with Ngspice and open PDKs in Google Colab
  ☆26Updated last year
• bluecmd / learn-sky130
  Learning to do things with the Skywater 130nm process
  ☆90Updated 5 years ago