echeever / scam
Symbolic Circuit Analysis with MATLAB
☆43Updated 2 years ago
Alternatives and similar repositories for scam:
Users that are interested in scam are comparing it to the libraries listed below
- Open-source version of SLiCAP, implemented in python☆36Updated 4 months ago
- A python module for seamless integration of analog filters designed in LTspice into Python3/Numpy signal processing projects.☆51Updated 5 months ago
- an ipython notebook for symbolic circuit analysis☆31Updated 4 months ago
- Lcapy is a Python package for symbolic linear circuit analysis and signal processing. It uses SymPy for symbolic mathematics.☆260Updated 2 weeks ago
- A command line tool for automating LTspice simulations☆11Updated 7 years ago
- Python library to interact with spice simulators such as LTSpice, QSPICE, NGSpice and others.☆63Updated this week
- This Python tool allows you to draw signal-flow graphs, calculate transfer functions (SymPy code is generated for further use in Jupyter …☆36Updated last year
- A tiny Python package to parse spice raw data files.☆51Updated 2 years ago
- An innovative Verilog-A compiler☆19Updated last week
- Spice data analysis tool for python☆112Updated 2 years ago
- ☆154Updated 10 months ago
- Serial communication link bit error rate tester simulator, written in Python.☆105Updated this week
- ADMS is a code generator for the Verilog-AMS language☆99Updated 2 years ago
- This project is dedicated to building an ElectroMagnetic workbench for FreeCAD. FreeCAD is a free 3D parametric CAD. FreeCAD is used as p…☆62Updated last year
- Python bindings for ngspice simulation engine☆68Updated 5 years ago
- Python tools for signal integrity applications☆143Updated last week
- FastHenry is the premium inductance solver originally developed at M.I.T. on Unix platform. A de-facto golden reference standard, FastHen…☆59Updated 5 years ago
- Generate SVG schematics and block diagrams without a mouse.☆26Updated 5 months ago
- Verilog-A simulation models☆68Updated 3 months ago
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆76Updated 3 months ago
- Custom IC Creator Simulation tools☆16Updated last month
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆60Updated 3 weeks ago
- FOSS EKV2.6 Compact Model☆15Updated 3 years ago
- Python Interface for QSPICE☆34Updated 9 months ago
- The Xyce™ Parallel Electronic Simulator☆46Updated 2 weeks ago
- Matplotlib extension for creating Smith charts with Python☆132Updated 8 months ago
- This library is an attempt to make transistor sizing for Analog design less painful.☆17Updated last year
- Advanced integrated circuits 2023☆30Updated last year
- XCircuit circuit drawing and schematic capture tool☆115Updated last week
- Generic Process Design Kit for Gdsfactory☆19Updated 11 months ago