imr / Mandelbrot-VHDLLinks
Mandelbrot Set in VHDL targetting the Cyclone IVE found on a DE2-115 board.
☆11Updated 12 years ago
Alternatives and similar repositories for Mandelbrot-VHDL
Users that are interested in Mandelbrot-VHDL are comparing it to the libraries listed below
Sorting:
- Public examples of ICE40 HX8K examples using Icestorm☆110Updated 2 years ago
- FPGA development board made with KiCAD☆115Updated 2 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆59Updated 4 years ago
- ☆24Updated 5 years ago
- Verilog code for a simple synth module; developed on TinyFPGA BX☆103Updated 6 years ago
- ☆69Updated 5 years ago
- VHDL I2S transmitter☆14Updated 7 years ago
- ☆36Updated 4 years ago
- Lattice iCE40 FPGA experiments - Work in progress☆106Updated 4 years ago
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆121Updated 4 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆76Updated 5 years ago
- ICE40 8K FPGA / STM32F4 development system☆62Updated 8 years ago
- FPGA-based Multi-Effects system for the electric guitar☆141Updated 8 years ago
- i2s core, with support for both transmit and receive☆32Updated 7 years ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆42Updated 4 years ago
- ☆48Updated 2 years ago
- Tester for IS61WV5128BLL-10BLI SRAM in Cmod A7-35T☆20Updated 7 years ago
- This repository contains sample code for different Numato Lab products☆139Updated 2 years ago
- Altera Cyclone FPGA cores for dealing with ADAT I/O, written in Verilog.☆20Updated 15 years ago
- A collection of demonstration digital filters☆162Updated last year
- a USB2 highspeed device core, written in amaranth HDL☆52Updated last year
- Miscellaneous ULX3S examples (advanced)☆81Updated 5 months ago
- assorted library of utility cores for amaranth HDL☆97Updated last year
- USB Serial on the TinyFPGA BX☆138Updated 4 years ago
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆38Updated last year
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆258Updated 2 years ago
- ZPUino HDL implementation☆90Updated 7 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆125Updated 4 years ago
- UPduino☆27Updated 5 years ago
- Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation☆289Updated last year