imr / Mandelbrot-VHDL
Mandelbrot Set in VHDL targetting the Cyclone IVE found on a DE2-115 board.
☆11Updated 11 years ago
Related projects ⓘ
Alternatives and complementary repositories for Mandelbrot-VHDL
- VHDL I2S transmitter☆13Updated 6 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆52Updated 3 years ago
- VHDL Library for implementing common DSP functionality.☆27Updated 6 years ago
- Public examples of ICE40 HX8K examples using Icestorm☆104Updated last year
- Lattice iCE40 FPGA experiments - Work in progress☆103Updated 3 years ago
- Tester for IS61WV5128BLL-10BLI SRAM in Cmod A7-35T☆18Updated 5 years ago
- ☆37Updated last year
- VHDL Modules☆23Updated 9 years ago
- Using the TinyFPGA BX USB code in user designs☆49Updated 5 years ago
- Audio controller (I2S, SPDIF, DAC)☆80Updated 5 years ago
- ☆24Updated 4 years ago
- ☆36Updated 9 years ago
- A 5$ Xilinx ZYNQ development board.☆25Updated last year
- Nitro USB FPGA core☆83Updated 8 months ago
- assorted library of utility cores for amaranth HDL☆81Updated 2 months ago
- Verilog wishbone components☆109Updated 10 months ago
- A simple I2C minion in VHDL☆60Updated 5 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- FPGA dev board based on Lattice iCE40 8k☆65Updated 4 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆58Updated 5 years ago
- USB Serial on the TinyFPGA BX☆133Updated 3 years ago
- Verilog FPGA code : including experimental DSP audio processor☆11Updated 3 years ago
- Some simple demo routines for the TinyFPGA BX☆16Updated 6 years ago
- Tools for FPGA development.☆44Updated last year
- a USB2 highspeed device core, written in amaranth HDL☆42Updated 2 months ago
- Asynchronous FIFO for FPGAs☆11Updated 6 years ago
- ZPUino HDL implementation☆89Updated 6 years ago
- IceCore Ice40 HX based modular core☆44Updated 3 years ago
- Miscellaneous ULX3S examples (advanced)☆74Updated last year
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆55Updated 2 years ago