igor-m / UPduino-Mecrisp-Ice-15kB
Mecrisp-Ice Forth running on 16bit j1a processor (iCE40UP5k based UPduino board) with full 15kB of bram and 48bit Floating Point Library.
☆18Updated 7 years ago
Alternatives and similar repositories for UPduino-Mecrisp-Ice-15kB:
Users that are interested in UPduino-Mecrisp-Ice-15kB are comparing it to the libraries listed below
- Software, Firmware and documentation for the myStorm BlackIce-II board☆69Updated 4 years ago
- mystorm sram test☆27Updated 7 years ago
- ☆23Updated 9 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- Efficient implementations of the transcendental functions☆27Updated 8 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Updated 8 years ago
- USB Full-Speed core written in migen/LiteX☆42Updated 6 years ago
- A user-expandable micro-computer system that runs on an FPGA development board and includes the FORTH software language. The system is cu…☆28Updated 5 months ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- ☆59Updated last year
- UPDuino v1.0 - PCB Design Files, Designs, Documentation☆21Updated 6 years ago
- Port of Brian Bennet's NES Emulator for the second generation Panologic thin client☆12Updated 3 years ago
- Toolchain for the 8-bit TTL-CPU - http://digitarworld.uw.hu/ttlcpu.html☆33Updated 6 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- http://mecrisp.sourceforge.net/ Mecrisp-Ice is an enhanced version of Swapforth and the J1a stack processor by James Bowman, featuring th…☆29Updated 8 years ago
- Yosys Plugins☆21Updated 5 years ago
- ☆51Updated 8 years ago
- Quickstart binaries for flashing ULX3S to factory-default state☆25Updated 3 years ago
- Bootloader for Fomu☆39Updated 3 years ago
- Example of Ada code running on the PicoRV32 RISC-V CPU for FPGA☆16Updated 6 years ago
- UPduino☆27Updated 5 years ago
- A 5$ Xilinx ZYNQ development board.☆25Updated 2 years ago
- A reimplementation of a tiny stack CPU☆82Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆86Updated 6 years ago
- Tools and Examples for IcoBoard☆80Updated 3 years ago
- My pergola FPGA projects☆30Updated 3 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- Forth for the J1-CPU☆19Updated 8 years ago
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆34Updated 6 years ago
- eForth for the j1 simulator and actual J1 FPGAs☆35Updated 10 years ago