igor-m / UPduino-Mecrisp-Ice-15kBLinks
Mecrisp-Ice Forth running on 16bit j1a processor (iCE40UP5k based UPduino board) with full 15kB of bram and 48bit Floating Point Library.
☆18Updated 7 years ago
Alternatives and similar repositories for UPduino-Mecrisp-Ice-15kB
Users that are interested in UPduino-Mecrisp-Ice-15kB are comparing it to the libraries listed below
Sorting:
- http://mecrisp.sourceforge.net/ Mecrisp-Ice is an enhanced version of Swapforth and the J1a stack processor by James Bowman, featuring th…☆30Updated 8 years ago
- Efficient implementations of the transcendental functions☆27Updated 8 years ago
- ☆23Updated 9 years ago
- mystorm sram test☆28Updated 7 years ago
- Toolchain for the 8-bit TTL-CPU - http://digitarworld.uw.hu/ttlcpu.html☆33Updated 6 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Updated 8 years ago
- Software, Firmware and documentation for the myStorm BlackIce-II board☆70Updated 4 years ago
- Hardware/Software Co-design environment of a processor core for deterministic real time systems☆38Updated last year
- UPDuino v1.0 - PCB Design Files, Designs, Documentation☆21Updated 7 years ago
- UPDuino v2.0 - PCB Design Files, Designs, Documentation☆74Updated 5 years ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- A highly-configurable and compact variant of the ZPU processor core☆34Updated 9 years ago
- USB Full-Speed core written in migen/LiteX☆42Updated 6 years ago
- This repository contains software for BeagleWire. It is a realization of my project for GSOC-2017☆46Updated 6 years ago
- Forth for the J1-CPU☆19Updated 8 years ago
- Simple Jupiter Ace implementation for the Ice40 (myStorm BlackIce)☆12Updated 7 years ago
- ☆20Updated last year
- Upduino v2 with the ice40 up5k FPGA demos☆82Updated last year
- Small Stack-Based Computer Compiler -- Verilog micro controller for FPGA housekeeping with peripherals☆16Updated 5 years ago
- ICE40 FPGA Cape for Beaglebone☆51Updated 4 years ago
- Quickstart binaries for flashing ULX3S to factory-default state☆26Updated 3 years ago
- ☆51Updated 8 years ago
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆10Updated 9 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- ☆61Updated last year
- ☆10Updated 6 years ago
- eForth for the j1 simulator and actual J1 FPGAs☆35Updated 10 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated 2 years ago
- Using the TinyFPGA BX USB code in user designs☆50Updated 6 years ago
- My pergola FPGA projects☆30Updated 4 years ago