igor-m / UPduino-Mecrisp-Ice-15kB
Mecrisp-Ice Forth running on 16bit j1a processor (iCE40UP5k based UPduino board) with full 15kB of bram and 48bit Floating Point Library.
☆18Updated 6 years ago
Alternatives and similar repositories for UPduino-Mecrisp-Ice-15kB:
Users that are interested in UPduino-Mecrisp-Ice-15kB are comparing it to the libraries listed below
- ☆59Updated last year
- ☆23Updated 9 years ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- Efficient implementations of the transcendental functions☆27Updated 8 years ago
- USB Full-Speed core written in migen/LiteX☆41Updated 5 years ago
- Forth for the J1-CPU☆18Updated 7 years ago
- http://mecrisp.sourceforge.net/ Mecrisp-Ice is an enhanced version of Swapforth and the J1a stack processor by James Bowman, featuring th…☆29Updated 8 years ago
- mystorm sram test☆27Updated 7 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆84Updated 6 years ago
- A highly-configurable and compact variant of the ZPU processor core☆34Updated 9 years ago
- A PicoRV32 SoC for the TinyFPGA BX with peripherals designed for building games☆22Updated 6 years ago
- This is a simple UART echo test for the iCEstick Evaluation Kit☆37Updated 6 years ago
- Yosys Plugins☆21Updated 5 years ago
- Software, Firmware and documentation for the myStorm BlackIce-II board☆69Updated 4 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- Tools and Examples for IcoBoard☆80Updated 3 years ago
- ICE40 FPGA Cape for Beaglebone☆50Updated 4 years ago
- UPDuino v1.0 - PCB Design Files, Designs, Documentation☆21Updated 6 years ago
- Bootloader for Fomu☆39Updated 3 years ago
- My pergola FPGA projects☆30Updated 3 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Updated 8 years ago
- Upduino v2 with the ice40 up5k FPGA demos☆81Updated last year
- A reimplementation of a tiny stack CPU☆81Updated last year
- Lattice iCE40 FPGA experiments - Work in progress☆104Updated 3 years ago
- MicroPython - legacy branch contain old experiments, and experimental for new work☆33Updated 3 years ago
- ☆20Updated 11 months ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- ☆51Updated 7 years ago
- eForth for the j1 simulator and actual J1 FPGAs☆34Updated 9 years ago
- This repository contains software for BeagleWire. It is a realization of my project for GSOC-2017☆46Updated 6 years ago