igor-m / UPduino-Mecrisp-Ice-15kB
Mecrisp-Ice Forth running on 16bit j1a processor (iCE40UP5k based UPduino board) with full 15kB of bram and 48bit Floating Point Library.
☆18Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for UPduino-Mecrisp-Ice-15kB
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Updated 8 years ago
- Efficient implementations of the transcendental functions☆25Updated 7 years ago
- mystorm sram test☆26Updated 7 years ago
- USB Full-Speed core written in migen/LiteX☆41Updated 5 years ago
- ☆20Updated 7 months ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆34Updated last year
- ☆58Updated last year
- ☆23Updated 9 years ago
- A highly-configurable and compact variant of the ZPU processor core☆34Updated 9 years ago
- Software, Firmware and documentation for the myStorm BlackIce-II board☆68Updated 3 years ago
- My pergola FPGA projects☆30Updated 3 years ago
- IceCore Ice40 HX based modular core☆44Updated 3 years ago
- ☆50Updated 7 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆82Updated 6 years ago
- http://mecrisp.sourceforge.net/ Mecrisp-Ice is an enhanced version of Swapforth and the J1a stack processor by James Bowman, featuring th…☆28Updated 8 years ago
- UPDuino v2.0 - PCB Design Files, Designs, Documentation☆73Updated 5 years ago
- This is a simple UART echo test for the iCEstick Evaluation Kit☆37Updated 5 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆54Updated last year
- Toolchain for the 8-bit TTL-CPU - http://digitarworld.uw.hu/ttlcpu.html☆32Updated 6 years ago
- A 5$ Xilinx ZYNQ development board.☆25Updated last year
- Constraints file and Verilog demo code for the Pano Logic Zero Client G2☆16Updated 5 years ago
- Quickstart binaries for flashing ULX3S to factory-default state☆25Updated 2 years ago
- Multicomp Z80 CP/M implementation for the Ice40 (myStorm BlackIce)☆15Updated 6 years ago
- Yosys Plugins☆20Updated 5 years ago
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆9Updated 8 years ago
- Miscellaneous ULX3S examples (advanced)☆74Updated last year
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆58Updated 5 years ago
- Small Stack-Based Computer Compiler -- Verilog micro controller for FPGA housekeeping with peripherals☆16Updated 4 years ago
- Tools and Examples for IcoBoard☆79Updated 3 years ago
- Lattice iCE40 FPGA experiments - Work in progress☆103Updated 3 years ago