DaiZhiyuan / Baremetal_GICv3_v4
This example demonstrates the use of the Generic Interrupt Controller (GIC) in a baremetal environment.
☆10Updated 7 months ago
Related projects ⓘ
Alternatives and complementary repositories for Baremetal_GICv3_v4
- RISC-V Profiles and Platform Specification☆112Updated last year
- Nuclei RISC-V Software Development Kit☆125Updated this week
- Documentation of the RISC-V C API☆75Updated this week
- ARM Enterprise: SBSA Architecture Compliance Suite☆87Updated this week
- RISC-V Scratchpad☆59Updated 2 years ago
- Ultra light weight small device firmware. Well architected to support MMU, SMP, low power idle. Can be run on various CPU architectures.☆15Updated 3 months ago
- Device trees used by QEMU to describe the hardware☆45Updated last week
- RISC-V port of newlib☆95Updated 2 years ago
- ☆81Updated last week
- This System Control Processor (SCP) firmware repository is no longer used and has been set to Read-only for archiving purposes. Please re…☆237Updated 3 months ago
- riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)☆77Updated 2 years ago
- Official Intel SOCFPGA U-Boot repository. Note: (1) A "RC" labeled branch is for internal active development use and customer early acces…☆102Updated this week
- Freedom U540-C000 Bootloader Code☆85Updated 4 years ago
- Nuclei RISC-V Linux Software Development Kit☆40Updated 2 months ago
- ☆14Updated 10 months ago
- A guide on how to build and use a set of Bao guest configurations for various platforms☆36Updated last month
- implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture☆102Updated 6 years ago
- Bare Metal Compatibility Library for the Freedom Platform☆154Updated 11 months ago
- ☆96Updated 5 years ago
- Historical versions of Reinhold P. Weicker's Dhrystone benchmark☆131Updated 12 years ago
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆90Updated 4 months ago
- Qemu for Xuantie RISC-V CPU, a generic machine emulator and virtualizer.☆31Updated 4 months ago
- Arm SystemReady☆54Updated this week
- SDK Firmware infrastructure, contain RTOS Abstraction Layer, demos, SweRV Processor Support Package, and more ...☆24Updated 2 years ago
- PLIC Specification☆133Updated last year
- A RISC-V bare metal example☆43Updated 2 years ago
- Program to read/write from/to any location in memory (from lartware)☆34Updated 2 years ago
- Coresight Wire Protocol (CSWP) Server/Client and streaming trace examples.☆25Updated 4 months ago
- Proposal for new Embedded ABI (EABI) for use in embedded RISC-V systems.☆26Updated 3 years ago
- RISC-V IOMMU Specification☆96Updated this week