alchitry / Alchitry-Labs-V2Links
Full rewrite of Alchitry Labs
☆25Updated last month
Alternatives and similar repositories for Alchitry-Labs-V2
Users that are interested in Alchitry-Labs-V2 are comparing it to the libraries listed below
Sorting:
- yosys, nextpnr, apicula and openFPGALoader in vscode using OSS-CAD-Suite☆32Updated 10 months ago
- Unofficial Yosys WebAssembly packages☆71Updated this week
- YoWASP toolchain for Visual Studio Code☆19Updated 4 months ago
- Command line loader program for the Au and Cu☆12Updated last year
- Example projects/code for the OrangeCrab☆106Updated last year
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 3 weeks ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…☆69Updated this week
- Doom classic port to lightweight RISC‑V☆93Updated 2 years ago
- Design digital circuits in C. Simulate really fast with a regular compiler.☆173Updated 2 years ago
- Minimal assembler and ecosystem for bare-metal RISC-V development☆50Updated last year
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆41Updated last month
- Implementation of a RISC-V CPU in Verilog.☆14Updated 3 months ago
- J-Core J2/J32 5 stage pipeline CPU core☆53Updated 4 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆89Updated 6 months ago
- Bare-metal programming on RP2350 dual-core ARM Cortex-m33/RISC-V Hazard3 (non-SDK)☆14Updated 2 weeks ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆67Updated 2 years ago
- RP2040 bootloader in Rust☆45Updated 3 years ago
- Graded exercises for nMigen (WIP)☆55Updated 4 years ago
- Simple extension boards for Olimex GateMate FPGA Board☆16Updated last month
- RISC-V Assembly with a C wrapper☆12Updated 5 years ago
- Kuchen Computer☆23Updated 11 months ago
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆44Updated 2 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆27Updated last year
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆98Updated 2 years ago
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Updated 2 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆29Updated 9 months ago
- A pipelined brainfuck softcore in Verilog☆19Updated 10 years ago
- CoreScore☆155Updated 4 months ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 3 months ago