Alternatives and similar repositories for Alchitry-Labs-V2:

Users that are interested in Alchitry-Labs-V2 are comparing it to the libraries listed below

• cr1901 / sentinel
  Another size-optimized RISC-V CPU for your consideration.
  ☆58Updated this week
• lushaylabs / lushay-code
  yosys, nextpnr, apicula and openFPGALoader in vscode using OSS-CAD-Suite
  ☆32Updated 10 months ago
• RobertBaruch / riscv-reboot
  ☆41Updated 4 years ago
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆70Updated this week
• mnemocron / my-discrete-fpga
  My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.
  ☆42Updated last year
• suarezvictor / CflexHDL
  Design digital circuits in C. Simulate really fast with a regular compiler.
  ☆173Updated 2 years ago
• sellicott / tcc-riscv32
  Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…
  ☆69Updated this week
• lxp32 / lxp32-cpu
  A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set
  ☆60Updated 5 months ago
• nickmqb / fpga_craft
  A voxel game/Minecraft clone for the iCE40 UP5K FPGA
  ☆207Updated 3 years ago
• cbiffle / rp2040-rustboot
  RP2040 bootloader in Rust
  ☆44Updated 2 years ago
• RobertBaruch / nmigen-exercises
  Graded exercises for nMigen (WIP)
  ☆55Updated 4 years ago
• OpenPOWERFoundation / a2i
  The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers
  ☆44Updated 2 years ago
• j-core / jcore-cpu
  J-Core J2/J32 5 stage pipeline CPU core
  ☆52Updated 4 years ago
• YoWASP / vscode
  YoWASP toolchain for Visual Studio Code
  ☆19Updated 4 months ago
• olofk / corescore
  CoreScore
  ☆151Updated 3 months ago
• Ravenslofty / yosys-cookbook
  User-friendly explanation of Yosys options
  ☆113Updated 3 years ago
• sylefeb / Iron
  Iron: selectively turn RISC-V binaries into hardware
  ☆23Updated last year
• area-8051 / Awesome_RISC-V
  Documentation and tools about RISC-V chips and development boards
  ☆15Updated last year
• AntonMause / rv16poc
  16 bit RISC-V proof of concept
  ☆23Updated 8 months ago
• mosscomp / moss
  A computer for human beings.
  ☆44Updated 6 months ago
• calint / tang-nano-9k--riscv--cache-psram
  RISC-V implementation of RV32I for FPGA board Tang Nano 9K utilizing on-board burst PSRAM, flash and SD card
  ☆29Updated this week
• kuznia-rdzeni / coreblocks
  RISC-V out-of-order core for education and research purposes
  ☆50Updated this week
• orangecrab-fpga / orangecrab-examples
  Example projects/code for the OrangeCrab
  ☆106Updated last year
• CaiB / CH32V003-Architecture-Exploration
  ☆16Updated 3 months ago
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆91Updated 8 months ago
• Chalandi / Blinky_Pico2_dual_core_nosdk
  Bare-metal programming on RP2350 dual-core ARM Cortex-m33/RISC-V Hazard3 (non-SDK)
  ☆14Updated this week
• tomverbeure / mr1
  MR1 formally verified RISC-V CPU
  ☆55Updated 6 years ago
• efabless / clear
  ☆69Updated 8 months ago
• sylefeb / Silixel
  Exploring gate level simulation
  ☆57Updated 2 weeks ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆210Updated last year