Alternatives and similar repositories for Alchitry-Labs-V2:

Users that are interested in Alchitry-Labs-V2 are comparing it to the libraries listed below

• YoWASP / vscode
  YoWASP toolchain for Visual Studio Code
  ☆18Updated 2 months ago
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆69Updated this week
• sellicott / tcc-riscv32
  Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…
  ☆65Updated this week
• lushaylabs / lushay-code
  yosys, nextpnr, apicula and openFPGALoader in vscode using OSS-CAD-Suite
  ☆30Updated 8 months ago
• alchitry / alchitry-loader
  Command line loader program for the Au and Cu
  ☆12Updated last year
• RobertBaruch / nmigen-exercises
  Graded exercises for nMigen (WIP)
  ☆56Updated 4 years ago
• kuznia-rdzeni / coreblocks
  RISC-V out-of-order core for education and research purposes
  ☆42Updated this week
• eschkufz / cascade
  A Just-In-Time Compiler for Verilog from VMware Research
  ☆22Updated 4 years ago
• RobertBaruch / riscv-reboot
  ☆42Updated 4 years ago
• djg / verilated-rs
  Verilator Porcelain
  ☆48Updated last year
• smunaut / doom_riscv
  Doom classic port to lightweight RISC‑V
  ☆87Updated 2 years ago
• cr1901 / sentinel
  Another size-optimized RISC-V CPU for your consideration.
  ☆59Updated 2 weeks ago
• rj45 / digilogic
  digilogic is a high speed digital circuit simulator / schematic capture
  ☆26Updated 2 weeks ago
• j-core / jcore-cpu
  J-Core J2/J32 5 stage pipeline CPU core
  ☆50Updated 4 years ago
• nickmqb / fpga_craft
  A voxel game/Minecraft clone for the iCE40 UP5K FPGA
  ☆205Updated 3 years ago
• tomverbeure / rt
  A Full Hardware Real-Time Ray-Tracer
  ☆99Updated 2 years ago
• antoniocgj / RISC-V-ALE
  RISC-V Assembly Learning Environment
  ☆21Updated 6 months ago
• mnemocron / my-discrete-fpga
  My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.
  ☆42Updated 10 months ago
• cbiffle / rp2040-rustboot
  RP2040 bootloader in Rust
  ☆44Updated 2 years ago
• MinecraftMachina / FabricHDL
  A Verilog synthesis flow for Minecraft redstone circuits
  ☆10Updated 3 years ago
• Wren6991 / Hazard5
  5-stage RISC-V CPU, originally developed for RISCBoy
  ☆22Updated last year
• OpenPOWERFoundation / a2i
  The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers
  ☆42Updated 2 years ago
• sylefeb / Iron
  Iron: selectively turn RISC-V binaries into hardware
  ☆23Updated last year
• lxp32 / lxp32-cpu
  A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set
  ☆60Updated 3 months ago
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆89Updated 6 months ago
• Ravenslofty / yosys-cookbook
  User-friendly explanation of Yosys options
  ☆112Updated 3 years ago
• gateware-ts / gateware-ts
  Hardware definition library and environment for designing and building digital hardware for FPGAs, using only open source tools
  ☆103Updated 2 years ago
• lawrie / ulx3s_examples
  Example Verilog code for Ulx3s
  ☆40Updated 2 years ago