Alternatives and similar repositories for Alchitry-Labs-V2

Users that are interested in Alchitry-Labs-V2 are comparing it to the libraries listed below

• Johnlon / spam-1
  Home Brew 8 Bit CPU Hardware Implementation including a Verilog simulation, an assembler, a "C" Compiler and this repo also contains my r…
  ☆68Updated 2 years ago
• lushaylabs / lushay-code
  yosys, nextpnr, apicula and openFPGALoader in vscode using OSS-CAD-Suite
  ☆34Updated last year
• orangecrab-fpga / orangecrab-examples
  Example projects/code for the OrangeCrab
  ☆108Updated last year
• krakenlake / vmon
  Tiny RISC-V machine code monitor written in RISC-V assembly.
  ☆51Updated last month
• YoWASP / vscode
  YoWASP toolchain for Visual Studio Code
  ☆20Updated 2 months ago
• sellicott / tcc-riscv32
  Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…
  ☆71Updated last month
• cr1901 / sentinel
  Another size-optimized RISC-V CPU for your consideration.
  ☆58Updated this week
• howerj / lfsr-vhdl
  An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one
  ☆52Updated 2 months ago
• turbo9team / turbo9
  Turbo9 - Pipelined 6809 Microprocessor IP
  ☆160Updated last month
• Arlet / verilog-65C02-microcode
  65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface
  ☆73Updated 2 years ago
• whitequark / prjbureau
  Documenting the Microchip (Atmel) ATF15xx CPLD fuse maps and programming algorithms
  ☆59Updated 2 months ago
• RobertBaruch / lmarv
  Building a RISC-V processor out of LSI logic
  ☆90Updated 4 years ago
• OLIMEX / iCE40HX8K-EVB
  iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs
  ☆38Updated 10 months ago
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆71Updated last week
• suarezvictor / CflexHDL
  Design digital circuits in C. Simulate really fast with a regular compiler.
  ☆174Updated 2 years ago
• j-core / jcore-cpu
  J-Core J2/J32 5 stage pipeline CPU core
  ☆53Updated 4 years ago
• bieganski / mtkcpu
  RISC-V CPU implementation in Amaranth HDL (aka nMigen)
  ☆31Updated last year
• calint / tang-nano-9k--riscv--cache-psram
  RISC-V implementation of RV32I for FPGA board Tang Nano 9K utilizing on-board burst PSRAM, flash and SD card
  ☆39Updated last month
• pineapple-one / hardware-kicad
  ☆18Updated 4 years ago
• Wren6991 / NorForkConditionally
  What's the simplest CPU you can build?
  ☆35Updated 11 years ago
• mnemocron / my-discrete-fpga
  My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.
  ☆43Updated last year
• gateware-ts / gateware-ts
  Hardware definition library and environment for designing and building digital hardware for FPGAs, using only open source tools
  ☆104Updated 2 years ago
• cnlohr / embeddedDOOM
  "emdoom" - a port of DOOM targeted for memory-strapped systems.
  ☆118Updated 2 years ago
• cpldcpu / PCBFlow
  VHDL to Discrete Logic on PCB Flow
  ☆122Updated 7 months ago
• agural / AVR-Processor
  VHDL implementation of an AVR processor.
  ☆18Updated 10 years ago
• mikeakohn / micro68k
  Motorola 68000 (32 bit with unneeded instructions removed) in an FPGA.
  ☆15Updated last year
• RobertBaruch / riscv-reboot
  ☆41Updated 4 years ago
• lawrie / fpga_pio
  An attempt to recreate the RP2040 PIO in an FPGA
  ☆302Updated last year
• mikeakohn / w65c832
  W65C832 (32 bit 6502) in an FPGA.
  ☆56Updated last week
• RadionaOrg / ulx3s-links
  List of all links you can try with ULX3S
  ☆103Updated 3 years ago