Alternatives and similar repositories for Alchitry-Labs-V2:

Users that are interested in Alchitry-Labs-V2 are comparing it to the libraries listed below

• YoWASP / vscode
  YoWASP toolchain for Visual Studio Code
  ☆18Updated 2 weeks ago
• sellicott / tcc-riscv32
  Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…
  ☆63Updated last year
• lupyuen / tcc-riscv32-wasm
  TCC (Tiny C Compiler) for 64-bit RISC-V, compiled to WebAssembly with Zig Compiler
  ☆38Updated 11 months ago
• lushaylabs / lushay-code
  yosys, nextpnr, apicula and openFPGALoader in vscode using OSS-CAD-Suite
  ☆27Updated 6 months ago
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆69Updated this week
• kuon / zig-stm32test
  STM32 zig test
  ☆20Updated 2 years ago
• alchitry / alchitry-loader
  Command line loader program for the Au and Cu
  ☆11Updated last year
• j-core / jcore-cpu
  J-Core J2/J32 5 stage pipeline CPU core
  ☆50Updated 4 years ago
• cr1901 / sentinel
  Another size-optimized RISC-V CPU for your consideration.
  ☆56Updated this week
• algofoogle / raybox-zero
  Minimal implementation of Raybox HDL ray caster concept
  ☆23Updated 2 months ago
• djg / verilated-rs
  Verilator Porcelain
  ☆42Updated last year
• AntonMause / rv16poc
  16 bit RISC-V proof of concept
  ☆21Updated 4 months ago
• bieganski / mtkcpu
  RISC-V CPU implementation in Amaranth HDL (aka nMigen)
  ☆28Updated 5 months ago
• mnemocron / my-discrete-fpga
  My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.
  ☆41Updated 9 months ago
• darklife / udarkrisc
  u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV
  ☆13Updated last year
• brucehoult / trv
  ☆11Updated 4 years ago
• sylefeb / Iron
  Iron: selectively turn RISC-V binaries into hardware
  ☆23Updated last year
• amaranth-lang / rtl-debugger
  VS Code based debugger for hardware designs in Amaranth or Verilog
  ☆35Updated last month
• antoniocgj / RISC-V-ALE
  RISC-V Assembly Learning Environment
  ☆20Updated 4 months ago
• Johnlon / spam-1
  Home Brew 8 Bit CPU Hardware Implementation including a Verilog simulation, an assembler, a "C" Compiler and this repo also contains my r…
  ☆65Updated last year
• CaiB / CH32V003-Architecture-Exploration
  ☆16Updated last year
• amaranth-lang / rfcs
  RFCs for changes to the Amaranth language and standard components
  ☆17Updated 4 months ago
• eschkufz / cascade
  A Just-In-Time Compiler for Verilog from VMware Research
  ☆22Updated 4 years ago
• Spydr06 / logicrs
  An easy-to-use simulator for logical circuits
  ☆55Updated 6 months ago
• rj45 / digilogic
  digilogic is a high speed digital circuit simulator / schematic capture
  ☆25Updated 3 weeks ago
• thejpster / vga-framebuffer-rs
  A Rust VGA Framebuffer implementation for embedded micros
  ☆31Updated 4 years ago
• hamsternz / emulate-risc-v
  A very simple RISC-V ISA emulator.
  ☆37Updated 4 years ago
• sylefeb / Silixel
  Exploring gate level simulation
  ☆56Updated 2 years ago
• whitequark / prjbureau
  Documenting the Microchip (Atmel) ATF15xx CPLD fuse maps and programming algorithms
  ☆52Updated last month
• ftdi-rs / libftd2xx
  Rust safe wrappers for the libftd2xx drivers
  ☆34Updated 2 months ago