alchitry / Alchitry-Labs-V2Links
Full rewrite of Alchitry Labs
☆34Updated last month
Alternatives and similar repositories for Alchitry-Labs-V2
Users that are interested in Alchitry-Labs-V2 are comparing it to the libraries listed below
Sorting:
- yosys, nextpnr, apicula and openFPGALoader in vscode using OSS-CAD-Suite☆34Updated last year
- Home Brew 8 Bit CPU Hardware Implementation including a Verilog simulation, an assembler, a "C" Compiler and this repo also contains my r…☆68Updated 2 years ago
- YoWASP toolchain for Visual Studio Code☆20Updated 3 months ago
- VHDL to Discrete Logic on PCB Flow☆123Updated 9 months ago
- Example projects/code for the OrangeCrab☆108Updated last year
- Command line loader program for the Au and Cu☆13Updated last year
- Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…☆72Updated last month
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆38Updated 11 months ago
- Tiny RISC-V machine code monitor written in RISC-V assembly.☆54Updated 2 months ago
- What's the simplest CPU you can build?☆35Updated 11 years ago
- Motorola 68000 (32 bit with unneeded instructions removed) in an FPGA.☆15Updated last year
- Documenting the Microchip (Atmel) ATF15xx CPLD fuse maps and programming algorithms☆59Updated 4 months ago
- Unofficial Yosys WebAssembly packages☆73Updated this week
- Another size-optimized RISC-V CPU for your consideration.☆57Updated 2 weeks ago
- ☆13Updated 3 years ago
- Open-source ECP5 toolchain, including synthesis, place-and-route, and Risc-V GCC☆63Updated 5 years ago
- UPduino☆27Updated 5 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 4 months ago
- ☆69Updated 2 years ago
- A low cost FPGA development board based on Lattice iCE40UP5k and Raspberry Pi RP2040.☆45Updated 3 years ago
- Design digital circuits in C. Simulate really fast with a regular compiler.☆173Updated 2 years ago
- An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one☆53Updated 4 months ago
- RISC-V implementation of RV32I for FPGA board Tang Nano 9K utilizing on-board burst PSRAM, flash and SD card☆40Updated 3 weeks ago
- ☆72Updated 3 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆32Updated last year
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆89Updated 11 months ago
- Minimal assembler and ecosystem for bare-metal RISC-V development☆53Updated last year
- Generate Verilog code from a KiCad netlist☆61Updated 11 months ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆105Updated last month
- "emdoom" - a port of DOOM targeted for memory-strapped systems.☆118Updated 2 years ago