alchitry / Alchitry-Labs-V2
Full rewrite of Alchitry Labs
☆20Updated this week
Alternatives and similar repositories for Alchitry-Labs-V2:
Users that are interested in Alchitry-Labs-V2 are comparing it to the libraries listed below
- YoWASP toolchain for Visual Studio Code☆18Updated 2 months ago
- Unofficial Yosys WebAssembly packages☆69Updated this week
- Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…☆65Updated this week
- yosys, nextpnr, apicula and openFPGALoader in vscode using OSS-CAD-Suite☆30Updated 8 months ago
- Command line loader program for the Au and Cu☆12Updated last year
- Graded exercises for nMigen (WIP)☆56Updated 4 years ago
- RISC-V out-of-order core for education and research purposes☆42Updated this week
- A Just-In-Time Compiler for Verilog from VMware Research☆22Updated 4 years ago
- ☆42Updated 4 years ago
- Verilator Porcelain☆48Updated last year
- Doom classic port to lightweight RISC‑V☆87Updated 2 years ago
- Another size-optimized RISC-V CPU for your consideration.☆59Updated 2 weeks ago
- digilogic is a high speed digital circuit simulator / schematic capture☆26Updated 2 weeks ago
- J-Core J2/J32 5 stage pipeline CPU core☆50Updated 4 years ago
- A voxel game/Minecraft clone for the iCE40 UP5K FPGA☆205Updated 3 years ago
- A Full Hardware Real-Time Ray-Tracer☆99Updated 2 years ago
- RISC-V Assembly Learning Environment☆21Updated 6 months ago
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆42Updated 10 months ago
- RP2040 bootloader in Rust☆44Updated 2 years ago
- A Verilog synthesis flow for Minecraft redstone circuits☆10Updated 3 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆22Updated last year
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆42Updated 2 years ago
- Iron: selectively turn RISC-V binaries into hardware☆23Updated last year
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆60Updated 3 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆89Updated 6 months ago
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- Hardware definition library and environment for designing and building digital hardware for FPGAs, using only open source tools☆103Updated 2 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago