alchitry / Alchitry-Labs-V2Links
Full rewrite of Alchitry Labs
☆35Updated last week
Alternatives and similar repositories for Alchitry-Labs-V2
Users that are interested in Alchitry-Labs-V2 are comparing it to the libraries listed below
Sorting:
- yosys, nextpnr, apicula and openFPGALoader in vscode using OSS-CAD-Suite☆37Updated last year
- Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…☆73Updated 2 months ago
- Example projects/code for the OrangeCrab☆107Updated last year
- Home Brew 8 Bit CPU Hardware Implementation including a Verilog simulation, an assembler, a "C" Compiler and this repo also contains my r…☆69Updated 2 years ago
- YoWASP toolchain for Visual Studio Code☆24Updated last month
- Tiny RISC-V machine code monitor written in RISC-V assembly.☆54Updated last week
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 3 weeks ago
- RISC-V implementation of RV32I for FPGA board Tang Nano 9K utilizing on-board burst PSRAM, flash and SD card☆40Updated 2 months ago
- "emdoom" - a port of DOOM targeted for memory-strapped systems.☆120Updated 2 years ago
- Bare-metal programming on RP2350 dual-core ARM Cortex-m33/RISC-V Hazard3 (non-SDK)☆21Updated 6 months ago
- Design digital circuits in C. Simulate really fast with a regular compiler.☆174Updated 2 weeks ago
- ☆69Updated 2 years ago
- 65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface☆74Updated 2 years ago
- 16 bit RISC-V proof of concept☆24Updated last month
- Building a RISC-V processor out of LSI logic☆92Updated 4 years ago
- ☆54Updated last month
- IceChips is a library of all common discrete logic devices in Verilog☆151Updated last month
- J-Core J2/J32 5 stage pipeline CPU core☆54Updated 5 years ago
- My own FPGA architecture simulated in VHDL, realized with 7400-logic on PCB.☆46Updated last year
- What's the simplest CPU you can build?☆35Updated 11 years ago
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆38Updated last year
- Motorola 68000 (32 bit with unneeded instructions removed) in an FPGA.☆16Updated last year
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 6 months ago
- A voxel game/Minecraft clone for the iCE40 UP5K FPGA☆209Updated last month
- Unofficial Yosys WebAssembly packages☆74Updated this week
- Doom classic port to lightweight RISC‑V☆100Updated 3 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆33Updated last year
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Updated 3 years ago
- ☆13Updated 3 years ago
- Command line loader program for the Au and Cu☆13Updated 2 years ago