RobertBaruch / lmarv
Building a RISC-V processor out of LSI logic
☆89Updated 3 years ago
Related projects: ⓘ
- A crazy small 8-bit CPU built with only seventeen 7400-series chips.☆103Updated 4 years ago
- ☆42Updated 3 years ago
- A CPU on an FPGA that you can play Zork on☆49Updated 7 years ago
- Toolchain for the 8-bit TTL-CPU - http://digitarworld.uw.hu/ttlcpu.html☆32Updated 6 years ago
- List of all links you can try with ULX3S☆93Updated 2 years ago
- Software, Firmware and documentation for the myStorm BlackIce-II board☆68Updated 3 years ago
- An attempt at a small Verilog implementation of the original Apple 1 on an FPGA☆133Updated 4 months ago
- MCPU - A Minimal 8Bit CPU in a 32 Macrocell CPLD☆209Updated 4 months ago
- ☆63Updated last year
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆34Updated 3 years ago
- A simple GPU on a TinyFPGA BX☆80Updated 6 years ago
- A FPGA core for a simple SDRAM controller.☆113Updated 2 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆58Updated 2 years ago
- Microprogrammed 65C02-compatible FPGA Processor Core (Verilog-2001)☆52Updated 8 years ago
- MRSIC32 ISA documentation and development☆89Updated last year
- One Page CPU Project - CPU, Assembler & Emulator each in a single page of code☆80Updated 2 months ago
- Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools☆119Updated 8 years ago
- An implementation of the Z80 CPU for Altera, Xilinx and Lattice FPGAs☆137Updated 4 years ago
- PDP-11/70 CPU core and SoC☆118Updated 3 months ago
- 65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface☆70Updated last year
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆52Updated last year
- Retro Z80 computer for the Pano Logic Thin Client☆45Updated 2 years ago
- i8080 precise replica in Verilog, based on reverse engineering of real die☆149Updated 5 years ago
- Entry level embedded video card in a neat little CPLD package.☆121Updated 9 years ago
- The OpenCores ao68000 IP Core is a Motorola MC68000 binary compatible processor.☆76Updated 12 years ago
- Documenting the Microchip (Atmel) ATF15xx CPLD fuse maps and programming algorithms☆49Updated 10 months ago
- Documenting the Anlogic FPGA bit-stream format.☆84Updated last year
- This repository contains small example designs that can be used with the open source icestorm flow.☆136Updated 2 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆54Updated last year
- ☆50Updated 7 years ago