Alternatives and similar repositories for DigitalLogic

Users that are interested in DigitalLogic are comparing it to the libraries listed below

• zhanghai / archexp
  浙江大学计算机体系结构课程实验
  ☆178Updated 9 years ago
• Silverster98 / bit_nscscc_suggestion
  为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助
  ☆133Updated 5 years ago
• MashPlant / undergraduate_projects
  My undergraduate course projects in THU.
  ☆52Updated last year
• Timothy-Liuxf / PipelineCPU
  清华大学电子工程系数字逻辑与处理器基础实验大作业——流水线 CPU
  ☆12Updated 4 years ago
• FztTony / ucore2021
  清华大学2021操作系统实验代码
  ☆16Updated 4 years ago
• Trinkle23897 / mips32-cpu
  奋战一学期，造台计算机（编译出的bit文件在release中，可以直接食用）
  ☆129Updated 6 years ago
• zach0zhang / Single_instruction_cycle_OpenMIPS
  通过学习《自己动手写CPU》，将书中实现的兼容MIPS32指令集架构的处理器——OpenMIPS（五级流水线结构），简化成单指令周期实现的处理器
  ☆207Updated 3 years ago
• loongson-education / nscscc-wiki
  NSCSCC 信息整合
  ☆252Updated 4 years ago
• TCL606 / MipsPipeline
  Mips五级流水线CPU
  ☆44Updated 2 years ago
• USTC-CS-Course-Resource / USTC-CS-Resources
  USTC计算机学院 个人学习资料分享
  ☆143Updated 4 years ago
• PKUFlyingPig / CS61C-summer20
  all the course resources of UCB's CS61C course -- Great ideas in computer architecture
  ☆342Updated 4 years ago
• Corle-hyz / UCAS-COD-Lab
  中国科学院大学(UCAS)2020年春季学期计算机组成原理实验课作业
  ☆15Updated 3 years ago
• NorbertZheng / PH-Experiment
  大二上学期--计算机组成与设计(PH)--实验
  ☆15Updated 6 years ago
• Summer-Summer / ComputerArchitectureLab
  This repository is used to release the experimental assignments of Computer Architecture Course from USTC
  ☆39Updated 6 years ago
• FDUCSLG / ICS-2021Spring-FDU
  Introduction to Computer Systems (II), Spring 2021
  ☆52Updated 4 years ago
• qing-2 / CPU
  单周期 8指令 MIPS32CPU
  ☆94Updated 3 years ago
• sjtu-ieee / ieee.icu
  A website for courses of IEEE pilot class, SJTU | 上海交通大学 IEEE 试点班的课程信息
  ☆107Updated 3 years ago
• ruanshihai / CPU
  Verilog实现的简单五级流水线CPU，开发平台：Nexys3
  ☆41Updated 10 years ago
• drdh / Courses
  USTC CS Courses. Course Projects and Notes of Computer Science in USTC
  ☆28Updated 2 years ago
• bit-mips / cpu
  MIPS CPU
  ☆14Updated 5 years ago
• toooooodo / ZJU-SE-Notes
  浙江大学软件工程专业本科部分课程复习笔记
  ☆133Updated 6 years ago
• yueyang2000 / riscv-cpu
  RISC-V multi cycle CPU. Project of Computer Organization (THU 2020)
  ☆17Updated 3 years ago
• AlanShaw-GitHub / FPGA-verilog-GAME
  FPGA-based ball-maze game, Digital Logic Design course project.
  ☆11Updated 7 years ago
• trivialmips / TrivialMIPS
  MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support
  ☆108Updated 6 years ago
• PKUFlyingPig / CS61C-labs
  my implementation for the CS61C labs in 2020 summer version
  ☆83Updated 4 years ago
• thu-cs-lab / supervisor-rv
  计算机组成原理课程 RISC-V 监控程序，支持 32 位和 64 位
  ☆126Updated 2 weeks ago
• jhdjames37 / RISC-V-CPU-simple
  清华大学《计算机组成原理》大实验——五级流水线 RISC-V 处理器。「奋战三星期，造台计算机」
  ☆21Updated 2 years ago
• wenqi-wang20 / RISCV-LAB
  清华大学计算机系零字班计算机组成原理大实验作业。
  ☆31Updated 2 years ago
• hustrlee / HUST-Verilog-Course
  华中科技大学计算机学院 Verilog 语言课程
  ☆54Updated 4 years ago
• z4yx / NaiveMIPS-HDL
  Naïve MIPS32 SoC implementation
  ☆118Updated 5 years ago