AlanShaw-GitHub / FPGA-verilog-GAMELinks
FPGA-based ball-maze game, Digital Logic Design course project.
☆11Updated 7 years ago
Alternatives and similar repositories for FPGA-verilog-GAME
Users that are interested in FPGA-verilog-GAME are comparing it to the libraries listed below
Sorting:
- 关于数字IC的笔试面试题☆13Updated 6 years ago
- 数字逻辑课程资料☆12Updated 7 years ago
- 开发环境是Windows 10, Quartus。硬件开发语言是Verilog。 利用FPGA开发的智能小车，分为两个部分，控制器部分和小车部分，通过蓝牙信号进行连接。 控制部分可以通过加速度传感器检测手势，从而控制小车的前后左右。 加速度传感器还可以检测人体是否摔倒…☆14Updated 6 years ago
- Verilog implementation of different concepts in Digital Logic Design such as OTHFSM, AFG and Accelerators☆11Updated last year
- This project uses verilog to implement interaction with OV2640 camera, Bluetooth slave module and VGA display on FPGA.☆57Updated 5 years ago
- 基于FPGA的数字调制系统 ：实现m序列作为信源，并通过按键来选择移位相加的初始值和步进值以及实现2ASK、2FSK、2PSK☆21Updated 4 years ago
- 浙江大学计算机体系结构课程实验☆178Updated 9 years ago
- Summaries for some courses in ZJU☆62Updated 5 years ago
- 【原创，已被编入官方教材】Three-level storage subsystem(SD+DDR2 SDRAM+Cache), based on Nexys4 FPGA board. 同济大学计算机系统结构课程设计，FPGA三级存储子系统。☆119Updated 5 years ago
- 通过学习《自己动手写CPU》，将书中实现的兼容MIPS32指令集架构的处理器——OpenMIPS（五级流水线结构），简化成单指令周期实现的处理器☆207Updated 3 years ago
- FPGA program :VGA-GAME☆26Updated 7 years ago
- Course materials in junior year☆60Updated 4 years ago
- NSCSCC 信息整合☆252Updated 4 years ago
- Physical Downlink Shared Channel (PDSCH) in 5G New Radio.☆12Updated last year
- 本项目主要包含的是ZJUSE大二大三的一些专业课的学习笔记、课件以及部分本人完成的作业，但仅供学习参考使用，请勿用于不正当用途！☆211Updated 5 years ago
- ZJU-SE的一些课程笔记，历年卷，课程经历分享☆441Updated 3 years ago
- A course project for Computer Architecture Course at ZJU.☆24Updated 3 years ago
- 主要记载了这两年来的学习内容和生活部分hhh；学习内容以ZJU课程内容为主，生活部分则大都是对于杭州一些餐馆和游玩地点的评价。☆17Updated 3 years ago
- lusixing / Joint-Decoding-Framework-for-LDPC-coded-MIMO-SCMA-Systems-Based-on-Expectation-PropagationA generalized efficient decoding framework that performs joint decoding for non-binary low density parity check code (NB-LDPC) coded spa…☆13Updated 8 months ago
- My Course☆59Updated 2 years ago
- 浙江大学电子科学与技术专业部分课程仓库☆276Updated 2 years ago
- Mips五级流水线CPU☆44Updated 2 years ago
- ZJU course materials of computer science and English (course intros, open-sourced materials, etc.). No solutions or code or any other mat…☆54Updated last year
- ZJU 信安19 课程资料☆55Updated 2 years ago
- 基于FPGA的Flappy Bird游戏，通过VGA方式输出到屏幕，使用AX301开发板☆18Updated 5 years ago
- Verilog实现的简单五级流水线CPU，开发平台：Nexys3☆41Updated 10 years ago
- 本人在ZJU软件(文档)工程的一些学习资料分享☆108Updated 4 years ago
- Code for "Computer Architecture" in 2020 Spring.☆28Updated 5 years ago
- A Beginner's Python Guide for Data Analysis☆22Updated 6 years ago
- A pipelined MIPS CPU supporting 31 MIPS instructions, interrupt and cache.☆20Updated 10 years ago