AlanShaw-GitHub / FPGA-verilog-GAME
FPGA-based ball-maze game, Digital Logic Design course project.
☆9Updated 6 years ago
Alternatives and similar repositories for FPGA-verilog-GAME:
Users that are interested in FPGA-verilog-GAME are comparing it to the libraries listed below
- Summaries for some courses in ZJU☆64Updated 4 years ago
- 数字逻辑课程资料☆12Updated 7 years ago
- Course materials in junior year☆61Updated 4 years ago
- ZJU 编译原理大作业☆17Updated 3 years ago
- 浙江大学计算机体系结构课程实验☆178Updated 8 years ago
- ZJU course materials of computer science and English (course intros, open-sourced materials, etc.). No solutions or code or any other mat…☆51Updated 10 months ago
- 主要记载了这两年来的学习内容和生活部分hhh；学习内容以ZJU课程内容为主，生活部分则大都是对于杭州一些餐馆和游玩地点的评价。☆17Updated 2 years ago
- RSIC-V CPU and cache built for computer organization course in ZJU.☆27Updated 3 years ago
- Notes for The Fundation of Data Structure course in Zhejiang University.☆27Updated 4 years ago
- A course project for Computer Architecture Course at ZJU.☆24Updated 3 years ago
- My Course☆59Updated last year
- Qt实现的图形化界面MIPS汇编指令的汇编器/反汇编器/模拟器（浙江大学计算机组成课程作业）☆24Updated 4 years ago
- 浙江大学 CS 2020 暑假短学期课程 Linux 程序设计 | Repository for 2020 summer ZJU course "Linux Programming"☆10Updated 3 years ago
- ☆13Updated 2 years ago
- 2021OSlab@ZJU☆17Updated 3 years ago
- shame on zju☆32Updated 3 weeks ago
- Explain discrete mathematics in details☆59Updated 4 years ago
- 信息安全专业 大二大三的部分课程资料☆72Updated 4 years ago
- Kernel, RISC-V, ZJU OS Lab, 2020 Fall☆21Updated 3 years ago
- 浙江大学计算机学院软件工程/软件工程基础课程的客观题题库和简单的刷题小程序☆16Updated 10 months ago
- 本人在ZJU软件(文档)工程的一些学习资料分享☆111Updated 3 years ago
- 浙江大学软件工程专业本科部分课程复习笔记☆133Updated 5 years ago
- ZJU AI courses lab☆18Updated 3 years ago
- ZJU.IS☆15Updated 3 years ago
- 本项目主要包含的是ZJUSE大二大三的一些专业课的学习笔记、课件以及部分本人完成的作业，但仅供学习参考使用，请勿用于不正当用途！☆206Updated 4 years ago
- This is our Computer Graphics course project in ZJU☆13Updated 5 years ago
- Computer Organization Experiment, Shi Qingsong, Zhejiang University.☆22Updated 4 years ago
- 浙江大学软件工程专业课程资料☆18Updated 2 years ago
- 【原创，已被编入官方教材】Three-level storage subsystem(SD+DDR2 SDRAM+Cache), based on Nexys4 FPGA board. 同济大学计算机系统结构课程设计，FPGA三级存储子系统。☆111Updated 4 years ago
- 大三课程总结☆122Updated 5 years ago