AlanShaw-GitHub / FPGA-verilog-GAMELinks
FPGA-based ball-maze game, Digital Logic Design course project.
☆11Updated 7 years ago
Alternatives and similar repositories for FPGA-verilog-GAME
Users that are interested in FPGA-verilog-GAME are comparing it to the libraries listed below
Sorting:
- 关于数字IC的笔试面试题☆13Updated 6 years ago
- 开发环境是Windows 10, Quartus。硬件开发语言是Verilog。 利用FPGA开发的智能小车，分为两个部分，控制器部分和小车部分，通过蓝牙信号进行连接。 控制部分可以通过加速度传感器检测手势，从而控制小车的前后左右。 加速度传感器还可以检测人体是否摔倒…☆14Updated 6 years ago
- Verilog implementation of different concepts in Digital Logic Design such as OTHFSM, AFG and Accelerators☆11Updated 2 years ago
- Physical Downlink Shared Channel (PDSCH) in 5G New Radio.☆12Updated last year
- A Beginner's Python Guide for Data Analysis☆22Updated 6 years ago
- Sobel is first order or gradient based edge operator for images and it is implemented using verilog.☆14Updated 5 years ago
- 数字逻辑课程资料☆12Updated 7 years ago
- DSP University Project - Matlab, Simulations, and Verilog Files☆12Updated 5 years ago
- lusixing / Joint-Decoding-Framework-for-LDPC-coded-MIMO-SCMA-Systems-Based-on-Expectation-PropagationA generalized efficient decoding framework that performs joint decoding for non-binary low density parity check code (NB-LDPC) coded spa…☆13Updated 8 months ago
- 基于FPGA的数字调制系统 ：实现m序列作为信源，并通过按键来选择移位相加的初始值和步进值以及实现2ASK、2FSK、2PSK☆21Updated 4 years ago
- 本文提出了一种基于多视图卷积神经网络的三维物体识别算法，以实现三维物体的准确识别。首先实现一个标准的卷积神经网络架构，该架构经过训练可以独立地识别形状的渲染视图，以实现即使从单一视图中也可以识别出一个三维形状。随后使用该三维物体多个角度的二维视图通过卷积神经网络识别的结果进…☆11Updated 3 years ago
- 基于FPGA-Pynq的车牌识别系统。The LPR system of FPGA-Pynq☆13Updated 6 years ago
- Matlab Simulation for DVB-S☆12Updated 9 years ago
- A pipelined MIPS CPU supporting 31 MIPS instructions, interrupt and cache.☆20Updated 10 years ago
- 通过学习《自己动手写CPU》，将书中实现的兼容MIPS32指令集架构的处理器——OpenMIPS（五级流水线结构），简化成单指令周期实现的处理器☆207Updated 3 years ago
- Polar codes are error correction codes developed by Erdal Arikan which achieves channel capacity and its reduced complexity makes it more…☆18Updated 4 years ago
- 主要记载了这两年来的学习内容和生活部分hhh；学习内容以ZJU课程内容为主，生活部分则大都是对于杭州一些餐馆和游玩地点的评价。☆17Updated 3 years ago
- ☆12Updated 3 years ago
- The lab document for Web programming and HTML☆18Updated 3 years ago
- Explain discrete mathematics in details☆58Updated 4 years ago
- The project here contains the baseband simulation the satellite communication system with DVB-S standards.☆19Updated 6 years ago
- 【原创，已被编入官方教材】Three-level storage subsystem(SD+DDR2 SDRAM+Cache), based on Nexys4 FPGA board. 同济大学计算机系统结构课程设计，FPGA三级存储子系统。☆119Updated 5 years ago
- 浙江大学计算机体系结构课程实验☆179Updated 9 years ago
- ZJU 信安19 课程资料☆55Updated 2 years ago
- Qt实现的图形化界面MIPS汇编指令的汇编器/反汇编器/模拟器（浙江大学计算机组成课程作业）☆25Updated 5 years ago
- 使用Cordic算法函数运算，在资源受限的设备上运行（如资源较少的FPGA、嵌入式MCU），避免了浮点运算、乘法、除法，只用移位和加法函数的计算。☆11Updated last year
- RISC-V multi cycle CPU. Project of Computer Organization (THU 2020)☆17Updated 3 years ago
- Mips五级流水线CPU☆46Updated 2 years ago
- ZJU-SE的一些课程笔记，历年卷，课程经历分享☆444Updated 3 years ago
- 为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助☆133Updated 5 years ago