AlanShaw-GitHub / FPGA-verilog-GAMELinks
FPGA-based ball-maze game, Digital Logic Design course project.
☆10Updated 7 years ago
Alternatives and similar repositories for FPGA-verilog-GAME
Users that are interested in FPGA-verilog-GAME are comparing it to the libraries listed below
Sorting:
- 关于数字IC的笔试面试题☆13Updated 5 years ago
- 开发环境是Windows 10, Quartus。硬件开发语言是Verilog。 利用FPGA开发的智能小车，分为两个部分，控制器部分和小车部分，通过蓝牙信号进行连接。 控制部分可以通过加速度传感器检测手势，从而控制小车的前后左右。 加速度传感器还可以检测人体是否摔倒…☆14Updated 6 years ago
- Verilog implementation of different concepts in Digital Logic Design such as OTHFSM, AFG and Accelerators☆11Updated last year
- 数字逻辑课程资料☆12Updated 7 years ago
- 基于FPGA的数字调制系统 ：实现m序列作为信源，并通过按键来选择移位相加的初始值和步进值以及实现2ASK、2FSK、2PSK☆21Updated 4 years ago
- Mips五级流水线CPU☆44Updated 2 years ago
- 【原创，已被编入官方教材】Three-level storage subsystem(SD+DDR2 SDRAM+Cache), based on Nexys4 FPGA board. 同济大学计算机系统结构课程设计，FPGA三级存储子系统。☆118Updated 5 years ago
- DSP University Project - Matlab, Simulations, and Verilog Files☆12Updated 5 years ago
- Physical Downlink Shared Channel (PDSCH) in 5G New Radio.☆12Updated last year
- Verilog实现的简单五级流水线CPU，开发平台：Nexys3☆41Updated 10 years ago
- A Beginner's Python Guide for Data Analysis☆22Updated 6 years ago
- Sobel is first order or gradient based edge operator for images and it is implemented using verilog.☆14Updated 4 years ago
- Hardware implementation of HDR image producing algorithm☆16Updated 3 years ago
- This project uses verilog to implement interaction with OV2640 camera, Bluetooth slave module and VGA display on FPGA.☆57Updated 4 years ago
- Docker image with Xilinx FPGA Tools (Vivado - SDAccel) usable with GUI on Mac☆10Updated 7 years ago
- 基于FPGA-Pynq的车牌识别系统。The LPR system of FPGA-Pynq☆12Updated 6 years ago
- A pipelined MIPS CPU supporting 31 MIPS instructions, interrupt and cache.☆20Updated 10 years ago
- Verilog code for a low power RFID chip that will communicate with I2C sensors.☆13Updated 11 years ago
- 浙江大学计算机体系结构课程实验☆177Updated 9 years ago
- 通过学习《自己动手写CPU》，将书中实现的兼容MIPS32指令集架构的处理器——OpenMIPS（五级流水线结构），简化成单指令周期实现的处理器☆205Updated 3 years ago
- 为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助☆131Updated 5 years ago
- 体系结构课程实验：RISC-V 32I 流水线 CPU，实现37条指令，转发，冒险检测，Cache，分支预测器☆86Updated 5 years ago
- Digital IC design and vlsi notes☆12Updated 5 years ago
- wifi☆12Updated 8 years ago
- RISC-V multi cycle CPU. Project of Computer Organization (THU 2020)☆17Updated 2 years ago
- 《自己动手写CPU》一书附带的文件☆87Updated 7 years ago
- Polar codes are error correction codes developed by Erdal Arikan which achieves channel capacity and its reduced complexity makes it more…☆17Updated 4 years ago
- 计算机体系结构基础 第二版 个人答案☆13Updated 4 years ago
- Verilog实现单周期非流水线32位RISCV指令集（45条）CPU☆43Updated 4 years ago
- This repo is to inplemente the riscv soc on the xilinx pynq-z2 board☆11Updated last year