Alternatives and similar repositories for MIPS32

Users that are interested in MIPS32 are comparing it to the libraries listed below

• hCODE-FPGA / hCODE
  ☆24Updated 6 years ago
• wuxx / sos
  Simple OS for raspberry pi 2 model B
  ☆14Updated 8 years ago
• ljlin / MIPS48PipelineCPU
  5 stage pipelined MIPS-32 processor
  ☆57Updated 5 years ago
• muzilinxi90 / OpenMIPS
  OpenMIPS——《自己动手写CPU》处理器部分
  ☆22Updated 8 years ago
• guzhoudiaoke / babyos
  自己动手实现一个玩具操作系统，名曰babyos。以baby为名，取其活泼、可爱之意。简单，却招人喜爱，幼稚，却又生机勃勃。
  ☆32Updated 7 years ago
• dtysky / SIMPLE_MIPS_CPU
  A simple MIPS CPU, for fun.
  ☆10Updated 10 years ago
• Archstacker / Y86-CPU
  A pipeline CPU in Verilog for the Y86 instruction set.
  ☆27Updated 10 years ago
• oscourse-tsinghua / cpu-testcase
  Test cases for MIPS CPU implementation
  ☆12Updated 5 years ago
• JianmingS / MIPS-architecture-CPU-design-based-on-FPGA
  基于FPGA的MIPS架构的CPU设计
  ☆30Updated 9 years ago
• chyyuu / v9-cpu
  ☆16Updated 7 years ago
• hczhcz / y86
  Yet another Y86 implementation
  ☆67Updated 5 months ago
• chyyuu / v8-cpu
  Simple 8-bit v8-CPU with Compiler+Assembler+Simulator. Try it-->
  ☆99Updated 5 years ago
• clord / MIPS-CPU-Simulator
  This is a mips simulator I wrote once to help my understanding of pipelines, branch prediction, assembly language, and more.
  ☆65Updated 5 years ago
• xfguo / riscv-openwrt
  Porting OpenWrt to RISC-V - please check https://github.com/xfguo/riscv-openwrt-port for full instructions.
  ☆54Updated 6 years ago
• sonald / sos
  Sian's Operating System
  ☆59Updated 9 years ago
• chsasank / ARM7
  Implemetation of pipelined ARM7TDMI processor in Verilog
  ☆90Updated 7 years ago
• michaelliao / learn-verilog
  Learn Verilog
  ☆35Updated 2 months ago
• LvNA-system / labeled-RISC-V
  ☆169Updated 4 years ago
• skyzh / RISCV-Simulator
  💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…
  ☆201Updated 5 years ago
• steveicarus / ivtest
  Regression test suite for Icarus Verilog. (OBSOLETE)
  ☆115Updated 2 years ago
• vivianliu / Logisim-Processor
  Designing a 32-bit MIPS CPU in Logisim
  ☆11Updated 13 years ago
• lmxyy / Computer-Architecture-Task-2
  Riscv32 CPU Project
  ☆93Updated 7 years ago
• redpanda3 / chisel-book
  Hardware design with Chisel
  ☆33Updated 2 years ago
• silverjam / VHDL
  VHDL Samples
  ☆69Updated 12 years ago
• oscourse-tsinghua / LoongsonCsprj2017-manual
  基于龙芯FPGA开发板的计算机综合系统实验
  ☆25Updated 6 years ago
• openrisc / or1ksim
  The OpenRISC 1000 architectural simulator
  ☆76Updated 2 months ago
• cnrv / home
  为推广RISC-V尽些薄力
  ☆311Updated 2 years ago
• bajdcc / tinix
  forked from http://code.taobao.org/p/tinixdev/src/
  ☆44Updated 7 years ago
• risclite / ARM9-compatible-soft-CPU-core
  This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…
  ☆88Updated 4 years ago
• riscv-software-src / riscv-config
  RISC-V Configuration Validator
  ☆79Updated 3 months ago