Alternatives and similar repositories for MIPS32

Users that are interested in MIPS32 are comparing it to the libraries listed below

• wuxx / sos
  Simple OS for raspberry pi 2 model B
  ☆14Updated 8 years ago
• hCODE-FPGA / hCODE
  ☆23Updated 6 years ago
• JianmingS / MIPS-architecture-CPU-design-based-on-FPGA
  基于FPGA的MIPS架构的CPU设计
  ☆30Updated 10 years ago
• clord / MIPS-CPU-Simulator
  This is a mips simulator I wrote once to help my understanding of pipelines, branch prediction, assembly language, and more.
  ☆65Updated 6 years ago
• muzilinxi90 / OpenMIPS
  OpenMIPS——《自己动手写CPU》处理器部分
  ☆22Updated 8 years ago
• XianBeiTuoBaFeng2015 / MySlides
  My Slides
  ☆17Updated 7 months ago
• ljlin / MIPS48PipelineCPU
  5 stage pipelined MIPS-32 processor
  ☆57Updated 5 years ago
• redpanda3 / chisel-book
  Hardware design with Chisel
  ☆35Updated 2 years ago
• oscourse-tsinghua / cpu-testcase
  Test cases for MIPS CPU implementation
  ☆12Updated 6 years ago
• limingth / LASO
  Learn ARM with Source Open
  ☆49Updated 12 years ago
• bajdcc / tinix
  forked from http://code.taobao.org/p/tinixdev/src/
  ☆44Updated 7 years ago
• chyyuu / v8-cpu
  Simple 8-bit v8-CPU with Compiler+Assembler+Simulator. Try it-->
  ☆98Updated 6 years ago
• ruanshihai / CPU
  Verilog实现的简单五级流水线CPU，开发平台：Nexys3
  ☆40Updated 10 years ago
• xfguo / riscv-openwrt
  Porting OpenWrt to RISC-V - please check https://github.com/xfguo/riscv-openwrt-port for full instructions.
  ☆54Updated 7 years ago
• michaelliao / learn-verilog
  Learn Verilog
  ☆35Updated 9 months ago
• cnrv / home
  为推广RISC-V尽些薄力
  ☆312Updated 2 years ago
• Alaya-in-Matrix / CLaSH-Processor
  A simple processor running on FPGA written in Haskell(CLaSH) and compiled into verilog
  ☆22Updated 7 years ago
• cnrv / clone-helpers
  Helper scripts used to clone RISC-V related git repos inside China.
  ☆16Updated 5 years ago
• skyzh / RISCV-Simulator
  💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…
  ☆206Updated 5 years ago
• hellox-project / HelloX_OS
  Main branch of HelloX,include Kernel,GUI,SD,and all components.
  ☆69Updated last year
• bytedance / phoenix-kernel
  遵循GPL-2.0规则，将phoenix kernel部分开源
  ☆13Updated 3 years ago
• abcdabcd987 / compiler2016
  Toy Compiler for Compiler 2016 Course
  ☆91Updated 9 years ago
• Archstacker / Y86-CPU
  A pipeline CPU in Verilog for the Y86 instruction set.
  ☆28Updated 11 years ago
• guzhoudiaoke / babyos
  自己动手实现一个玩具操作系统，名曰babyos。以baby为名，取其活泼、可爱之意。简单，却招人喜爱，幼稚，却又生机勃勃。
  ☆32Updated 8 years ago
• x-epic / EpicSim
  EpicSim Project
  ☆71Updated 4 years ago
• jerry-jho / pyriscv
  A RISCV Emulator written in Python
  ☆46Updated 3 years ago
• grantae / mips32r1_core
  A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA.
  ☆19Updated 10 years ago
• LvNA-system / labeled-RISC-V
  ☆169Updated 4 years ago
• watz0n / learn-rv32i-asap
  A Simple As Possible RISCV-32I core with debug module.
  ☆42Updated 6 years ago
• lmxyy / Computer-Architecture-Task-2
  Riscv32 CPU Project
  ☆94Updated 8 years ago