UWOrbital / OBC-firmwareLinks
All code developed by the UW Orbital software team
☆25Updated this week
Alternatives and similar repositories for OBC-firmware
Users that are interested in OBC-firmware are comparing it to the libraries listed below
Sorting:
- ECE 350: Real-Time Operating Systems☆28Updated 9 months ago
- # 3.Interview_Questions In my experience, the questions i faced in the interviews and the people surrounded me must have faced a couple o…☆23Updated 6 months ago
- RISC-V RV32I CPU core☆31Updated 2 years ago
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆27Updated 11 months ago
- ☆37Updated 6 months ago
- ☆10Updated 11 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆183Updated this week
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆97Updated 7 months ago
- ☆115Updated 2 years ago
- 5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !☆12Updated 3 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆130Updated 3 months ago
- Curriculum for a university course to teach chip design using open source EDA tools☆129Updated 2 years ago
- SystemVerilog Tutorial☆186Updated last month
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆148Updated 3 months ago
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆48Updated last year
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆288Updated 7 months ago
- Hardened RISC-V core☆12Updated 2 months ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆17Updated 2 years ago
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆165Updated 4 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆69Updated 3 years ago
- A demo system for Ibex including debug support and some peripherals☆85Updated 2 months ago
- This repository contains the design files of RISC-V Single Cycle Core☆71Updated 2 years ago
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆253Updated last week
- Advanced Physical Design Using OpenLANE/SKY130 course notes by Ojasvi Shah☆16Updated last year
- Learning to do things with the Skywater 130nm process☆89Updated 5 years ago
- A collection of commonly asked RTL design interview questions☆39Updated 8 years ago
- https://caravel-user-project.readthedocs.io☆225Updated 10 months ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆99Updated 6 months ago
- 100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves c…☆27Updated 2 years ago
- ASIC implementation flow infrastructure, successor to OpenLane☆244Updated this week