UWOrbital / OBC-firmwareLinks
All code developed by the UW Orbital software team
☆23Updated last week
Alternatives and similar repositories for OBC-firmware
Users that are interested in OBC-firmware are comparing it to the libraries listed below
Sorting:
- ECE 350: Real-Time Operating Systems☆25Updated 6 months ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆142Updated 3 weeks ago
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆30Updated 3 months ago
- ☆13Updated 6 months ago
- SystemVerilog Tutorial☆178Updated this week
- 100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves c…☆27Updated 2 years ago
- This is a passion project where I aim to explore the RTL design topics of my interest.☆14Updated 5 months ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆31Updated 11 months ago
- For aspiring hardware engineers out there.☆78Updated 7 months ago
- This repo provide an index of VLSI content creators and their materials☆160Updated last year
- ☆10Updated 9 months ago
- # 3.Interview_Questions In my experience, the questions i faced in the interviews and the people surrounded me must have faced a couple o…☆23Updated 3 months ago
- Verilog package manager written in Rust☆143Updated last year
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆152Updated 4 years ago
- KASIRGA-GUN | RV32IMCX☆11Updated last year
- Pipelined RISC-V RV32I Core in Verilog☆41Updated 2 years ago
- ☆13Updated last year
- ☆15Updated 2 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆432Updated this week
- Curriculum for a university course to teach chip design using open source EDA tools☆111Updated 2 years ago
- RISC-V RV32I CPU core☆29Updated 2 years ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆412Updated this week
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆91Updated 4 months ago
- A roadmap for those who want to build a career as an FPGA / ASIC Engineer☆434Updated 11 months ago
- PQR5ASM is a RISC-V Assembler compliant with RV32I☆19Updated 6 months ago
- 5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !☆12Updated 3 years ago
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆48Updated 9 months ago
- Self checking RISC-V directed tests☆113Updated 4 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆120Updated last month
- FOSS Flow For FPGA☆411Updated 9 months ago