UWOrbital / OBC-firmwareLinks
All code developed by the UW Orbital firmware team
☆20Updated this week
Alternatives and similar repositories for OBC-firmware
Users that are interested in OBC-firmware are comparing it to the libraries listed below
Sorting:
- ECE 350: Real-Time Operating Systems☆24Updated last month
- ☆10Updated 4 months ago
- Helping you master the embedded co-op interview by explaining over 20 of the most common firmware and hardware interview questions.☆60Updated 3 weeks ago
- WATonomous ASD Admissions Assignment☆20Updated 2 weeks ago
- For aspiring hardware engineers out there.☆68Updated 2 months ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆110Updated 3 years ago
- Verilog package manager written in Rust☆144Updated 8 months ago
- University of Waterloo ECE Course Notes☆74Updated 6 years ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆129Updated last week
- This is a passion project where I aim to explore the RTL design topics of my interest.☆14Updated 2 weeks ago
- ☆33Updated 5 months ago
- SystemVerilog Tutorial☆149Updated 3 weeks ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆249Updated last week
- VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.☆27Updated last year
- A textbook on understanding system on chip design☆39Updated last year
- RISC-V RV32I CPU core☆22Updated 2 years ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆57Updated this week
- Package manager and build system for VHDL, Verilog, and SystemVerilog☆46Updated last week
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆105Updated last week
- A textbook on introduction to Digital Signal Processing fundamentals☆62Updated last year
- Submission template for Tiny Tapeout 9 - Verilog HDL Projects☆13Updated 6 months ago
- ☆41Updated 10 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆97Updated 3 weeks ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆110Updated 2 weeks ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆12Updated 6 months ago
- ☆13Updated 8 months ago
- Code associated with Cal Poly Pomona's ECE 4305☆35Updated 3 years ago
- Verilog Fundamentals Explained for Beginners and Professionals☆21Updated 2 years ago
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆48Updated 5 months ago
- Design of a 16-Bit CPU using Verilog☆36Updated 5 years ago