Alternatives and similar repositories for xilinx-tools-docker

Users that are interested in xilinx-tools-docker are comparing it to the libraries listed below

• VHDL / awesome-vhdl
  A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.
  ☆83Updated 5 years ago
• Isotel / mixedsim
  Hardware Design Tool - Mixed Signal Simulation with Verilog
  ☆88Updated 11 months ago
• yuasatakayuki / SpaceWireToGigabitEther
  Open-source version of SpaceWire-to-GigabitEther using ZestET1
  ☆24Updated 9 years ago
• enjoy-digital / liteeth
  Small footprint and configurable Ethernet core
  ☆271Updated last month
• hdl4fpga / hdl4fpga
  VHDL library 4 FPGAs
  ☆182Updated this week
• VHDL / pyVHDLModel
  An abstract language model of VHDL written in Python.
  ☆59Updated 3 weeks ago
• pieter3d / simview
  ☆88Updated 2 months ago
• robseb / rsyocto
  🤖 SoCFPGA: Open-Source Embedded Linux Distribution with a highly flexible build system, developed for Intel (ALTERA) SoC-FPGAs (Cyclone …
  ☆114Updated 4 years ago
• ghdl / ghdl-language-server
  Language server based on ghdl
  ☆102Updated 7 months ago
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆150Updated last week
• enjoy-digital / litescope
  Small footprint and configurable embedded FPGA logic analyzer
  ☆197Updated 2 months ago
• Paebbels / pyVHDLParser
  Streaming based VHDL parser.
  ☆84Updated last year
• kevinpt / symbolator
  HDL symbol generator
  ☆198Updated 2 years ago
• yne / vcd
  VCD file (Value Change Dump) command line viewer
  ☆120Updated last month
• BerkeleyLab / Bedrock
  LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled
  ☆66Updated last week
• IBM / hdl-tools
  Facilitates building open source tools for working with hardware description languages (HDLs)
  ☆66Updated 6 years ago
• os-fpga / FOEDAG
  Framework Open EDA Gui
  ☆73Updated last year
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆248Updated last year
• rubund / graywolf
  ☆114Updated 4 years ago
• enjoy-digital / litejesd204b
  Small footprint and configurable JESD204B core
  ☆49Updated 2 months ago
• TripRichert / viv-prj-gen
  tcl scripts used to build or generate vivado projects automatically
  ☆34Updated 2 years ago
• dineshannayya / riscduino
  Arduino compatible Risc-V Based SOC
  ☆158Updated last year
• olofk / corescore
  CoreScore
  ☆170Updated last month
• Qucs / ADMS
  ADMS is a code generator for some of Verilog-A
  ☆102Updated 3 years ago
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆83Updated last year
• chipsalliance / f4pga-examples
  Example designs showing different ways to use F4PGA toolchains.
  ☆281Updated last year
• stnolting / neoTRNG
  🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).
  ☆210Updated 3 weeks ago
• hdl / awesome
  A curated list of awesome resources for HDL design and verification
  ☆164Updated this week
• Nic30 / hwt
  VHDL/Verilog/SystemC code generator, simulator API written in python/c++
  ☆219Updated last month
• vmunoz82 / eda_tools
  A Dockerfile with a collections of ready to use open source EDA tools: Yosys, SimbiYosys (with Z3, boolector and Yices2), nextpnr-ice40, …
  ☆47Updated 2 years ago