Alternatives and similar repositories for FPGA

Users that are interested in FPGA are comparing it to the libraries listed below

• bggardner / can-lite-vhdl
  A lightweight Controller Area Network (CAN) controller in VHDL
  ☆26Updated 7 months ago
• imrickysu / ZYNQ-Custom-Board-Bring-Up-Guide
  This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…
  ☆68Updated 7 years ago
• lambdaconcept / usbsniffer
  Gateware for USB2Sniffer
  ☆29Updated 4 years ago
• ZipCPU / sdr
  A basic Soft(Gate)ware Defined Radio architecture
  ☆85Updated last year
• john-luan / SDR-dongle
  AD936x+7Z020+USB HS dongle, In development...
  ☆51Updated 3 years ago
• colinoflynn / pyjtagbs
  Python JTAG Boundary Scan tool
  ☆81Updated last year
• enjoy-digital / litejesd204b
  Small footprint and configurable JESD204B core
  ☆42Updated 2 weeks ago
• KeitetsuWorks / EBAZ4205
  Vivado and PetaLinux projects for Zynq EBAZ4205 Board
  ☆82Updated 3 years ago
• otto-tom / can_axi4lite
  CAN-bus Controller with AXI4-lite Interface
  ☆16Updated 3 months ago
• rriggs / kintex-7-stlv7325t-board-files
  ☆19Updated 2 years ago
• ArmanArvand / RK3328
  ☆67Updated 2 years ago
• fjullien / migen_litex_tutorials
  ☆110Updated 2 years ago
• quartiq / bscan_spi_bitstreams
  FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.
  ☆54Updated 2 years ago
• mattvenn / basic-ecp5-pcb
  Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs
  ☆108Updated 3 years ago
• viveris / jtag-boundary-scanner
  JTAG boundary scan debug & test tool.
  ☆147Updated 7 months ago
• PCB-Arts / zynq-feather
  ☆48Updated 4 years ago
• OneKiwiTech / kicad-length-matching
  Track Length Calculator
  ☆24Updated last year
• srsran / zynq_timestamping
  Open source Zynq timestamping implementation from Software Radio Systems (SRS)
  ☆70Updated 2 years ago
• bnicola / DSPBox
  ☆29Updated last year
• ICE-V-Wireless / ICE-V-Wireless
  Combined ESP32C3 and iCE40 FPGA board
  ☆66Updated 5 months ago
• alexforencich / pin-uart
  FPGA board-level debugging and reverse-engineering tool
  ☆38Updated 2 years ago
• FMCHUB / Lib_Altium
  Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard
  ☆43Updated 3 years ago
• TI-Bonn / vercolib_pcie
  VHDL PCIe Transceiver
  ☆28Updated 4 years ago
• antmicro / artix-dc-scm
  Experimental Xilinx Artix-7 driven Data Center Security Communication Module
  ☆51Updated last year
• newhouseb / onebitbt
  Bluetooth PHY based on one-bit input and output
  ☆224Updated 4 years ago
• Stanlazy / ZYNQ_Ruler
  Yet Another XC7Z010 Board
  ☆17Updated 3 years ago
• f4pga / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆54Updated 2 years ago
• vanbwodonk / ft2232hl-jtag-clone
  Digilent JTAG clone hardware + eeprom firmware (.bin)
  ☆63Updated 2 years ago
• oskirby / logicbone
  Logicbone ECP5 Development Board
  ☆117Updated 4 years ago
• XyleMora / EBAZ4205
  EBAZ4205 is Xilinx Zynq based mining board used in Ebang Ebit E9+ bitcoin miner machine.
  ☆79Updated last year