rehsd / FPGALinks
Misc. FPGA Projects
☆15Updated 8 months ago
Alternatives and similar repositories for FPGA
Users that are interested in FPGA are comparing it to the libraries listed below
Sorting:
- A lightweight Controller Area Network (CAN) controller in VHDL☆30Updated last year
- Zynq-Feather brings the power of a Xilinx Zynq SoC (ARM + FPGA) into the compact Adafruit Feather form factor — enabling modular, high-pe…☆49Updated 4 years ago
- JTAG boundary scan debug & test tool.☆170Updated last year
- Vivado and PetaLinux projects for Zynq EBAZ4205 Board☆89Updated 4 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆100Updated 2 years ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆45Updated 4 years ago
- Kicad design files for a Zynq 7020 SoM☆30Updated 10 months ago
- AD936x+7Z020+USB HS dongle, In development...☆58Updated 3 years ago
- An CAN bus Controller implemented in Verilog☆50Updated 10 years ago
- 1MHz to 6GHz USB based vector network analyzer☆147Updated 5 years ago
- EBAZ4205 is Xilinx Zynq based mining board used in Ebang Ebit E9+ bitcoin miner machine.☆94Updated last year
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆72Updated 8 years ago
- Design files for sdr5 prototype (Zynq + AD9363)☆110Updated 6 years ago
- ☆117Updated 3 years ago
- Logicbone ECP5 Development Board☆119Updated 5 years ago
- a simple and cheap vector network analyzer, including support software☆162Updated 5 years ago
- Basic loadout for SQRL Acorn CLE 215/215+ board. Blinks all LEDs, outputs square waves on all 12 GPIO outputs☆70Updated 4 years ago
- Xlinix Kintex 7 based PCIE development board☆34Updated 2 years ago
- PYNQ-Z1 + AD936X openwifi capable SDR platform☆121Updated 7 months ago
- 5MHz to 2.1GHz RF Synthesizer with modulation capability☆57Updated 3 years ago
- KiCad Template for STM32 Nucleo-64 Expansion Boards☆36Updated 5 years ago
- Using JTAG on STM32F103C8T6 to get device ID(IDCODE) and utilize other JTAG instructions such as BYPASS, EXTEST, SAMPLE/PRELOAD. Tera Ter…☆43Updated 2 years ago
- Collection of open-source peripherals in Verilog☆184Updated 3 years ago
- Open-source version of SpaceWire-to-GigabitEther using ZestET1☆25Updated 9 years ago
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆124Updated 4 years ago
- ☆21Updated 3 years ago
- Migrated to Codeberg☆95Updated 8 years ago
- Basic ECP5 based GigE to SYZYGY interface.☆212Updated 2 years ago
- First SDR platform for IoT networks☆183Updated 11 months ago
- SPI master and SPI slave for FPGA written in VHDL☆180Updated 4 years ago