O2C14 / btstack_testLinks
BTstack Port for BL618
☆13Updated 7 months ago
Alternatives and similar repositories for btstack_test
Users that are interested in btstack_test are comparing it to the libraries listed below
Sorting:
- Firmware from UAC2.0 to I2S, supporting up to 32-bit 384KHz.☆37Updated 5 months ago
- A far more light version anlogic-jtag cable with some enhanced functions.☆52Updated last year
- A low cost FPGA/CPLD dev-board based on AG1280Q48.☆72Updated 6 months ago
- CKLink_Lite☆11Updated 4 years ago
- AIR32F103 template project for GNU Arm Embedded Toolchain☆35Updated last month
- L4:Cortex A5 GSM SoC RDA8810☆25Updated 6 years ago
- AGRV2K裸奔测试工程☆29Updated 2 years ago
- A low cost small size USB dev board based on WCH CH552.☆91Updated 2 years ago
- USB-Blaster instance on CH55x MCU.☆54Updated 6 years ago
- Arduino core for the BL618☆20Updated 2 years ago
- Binary blob for Anlogic USB-JTAG adapter (temporary), We should figure out much better solution next year.☆18Updated 7 years ago
- M1s(BL808)SDK☆59Updated 2 years ago
- Load bitstream to AG1K series FPGA using CH552☆12Updated 4 years ago
- CH55x USB to JTAG bridge☆141Updated 9 months ago
- M1s_BL808_example☆70Updated 2 years ago
- Buildroot support for Allwinner V3s/S3/S3L☆49Updated 3 months ago
- Single-chip solution for Hi-speed USB2.0(480Mbps) JTAG/SPI Debugger based on RISC-V MCU CH32V30x/CH32V20x☆120Updated 2 years ago
- Opensource toolchain for BL602/BL604, BL702/BL704/BL706, BL616/BL618, BL808 and other series of RISC-V based chips from Bouffalo Lab☆27Updated last year
- A 32bit RISC-V SoC on FPGA (EG4S20) that supports RT-Thread.☆12Updated 4 years ago
- ☆79Updated 6 years ago
- FreeRTOS for Cadence Tensilica HIFI 4 DSP on R329, D1-H, T113 With GCC Compiler☆59Updated last year
- CH347 Xilinx Virtual Cable☆32Updated 4 months ago
- ICN6211 Configurator☆42Updated 5 years ago
- USB-JTAG Adapter Using CH552☆70Updated 4 years ago
- ESC(Electronic Speed Controller) source code based on RISC-V CH32☆40Updated 2 years ago
- An Open-Source CMSIS-DAP Debug Probe based on DAPLink and USB bus convert and it can realize USB convert to serial interface based in CH5…☆95Updated last year
- R128Module☆25Updated 2 years ago
- CH552 Dual USB to Serial Bridge.☆78Updated last year
- Wireless JTAG 'cable' for Xilinx FPGAs. This is an 'English fork' of https://github.com/ciniml/xvc-esp32 project.☆126Updated 4 years ago
- A CMake framework for GCC compilation☆32Updated 2 years ago