casper-astro / mlib_develLinks
☆63Updated 2 weeks ago
Alternatives and similar repositories for mlib_devel
Users that are interested in mlib_devel are comparing it to the libraries listed below
Sorting:
- RFSoC QSFP Data Offload Design with GNU Radio☆23Updated 9 months ago
- RFSoC Spectrum Analyser Module on PYNQ.☆85Updated last year
- Python productivity for RFSoC platforms☆80Updated 2 months ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆107Updated 2 years ago
- An RFSoC Frequency Planner developed using Python.☆30Updated 2 years ago
- SDK for FPGA / Linux Instruments☆102Updated this week
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆32Updated 2 years ago
- Tutorials available here:☆37Updated last week
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆37Updated 2 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆51Updated 2 years ago
- Board repo for the ZCU216 RFSOC☆29Updated 3 years ago
- Software control for CASPER FPGAs☆21Updated 2 weeks ago
- A repository of information and source files for toolflow-supported hardware☆31Updated 3 years ago
- A collection of demonstration digital filters☆154Updated last year
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆119Updated 4 years ago
- Demonstration of Automatic Gain Control with PYNQ☆15Updated 3 years ago
- ☆19Updated 4 years ago
- The USRP™ Hardware Driver FPGA Repository☆293Updated 3 years ago
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆43Updated 2 months ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆87Updated 2 years ago
- Serial communication link bit error rate tester simulator, written in Python.☆114Updated 2 weeks ago
- Extensible FPGA control platform☆62Updated 2 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- Learn how to deploy an algorithm to an FPGA using MATLAB and Simulink.☆85Updated 8 months ago
- Collection of open-source peripherals in Verilog☆181Updated 3 years ago
- A collection of phase locked loop (PLL) related projects☆108Updated last year
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆89Updated 7 years ago
- migen + misoc + redpitaya = digital servo☆40Updated 6 years ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆63Updated 4 years ago