casper-astro / mlib_develLinks
☆63Updated last month
Alternatives and similar repositories for mlib_devel
Users that are interested in mlib_devel are comparing it to the libraries listed below
Sorting:
- RFSoC Spectrum Analyser Module on PYNQ.☆87Updated last year
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- SDK for FPGA / Linux Instruments☆102Updated this week
- RFSoC QSFP Data Offload Design with GNU Radio☆24Updated 10 months ago
- Python productivity for RFSoC platforms☆82Updated last week
- PYNQ example of using the RFSoC as a QPSK transceiver.☆108Updated 2 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆33Updated 2 years ago
- Board repo for the ZCU216 RFSOC☆30Updated 3 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- Tutorials available here:☆37Updated last month
- Software control for CASPER FPGAs☆21Updated last month
- A repository of information and source files for toolflow-supported hardware☆31Updated 3 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆37Updated 2 years ago
- Networking Overlay on PYNQ☆50Updated 6 years ago
- Small footprint and configurable JESD204B core☆45Updated last week
- migen + misoc + redpitaya = digital servo☆40Updated 6 years ago
- A collection of demonstration digital filters☆156Updated last year
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆43Updated 2 weeks ago
- Extensible FPGA control platform☆61Updated 2 years ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆59Updated 4 months ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆89Updated 7 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 3 years ago
- Demonstration of Automatic Gain Control with PYNQ☆15Updated 3 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆87Updated 2 years ago
- A collection of phase locked loop (PLL) related projects☆111Updated last year
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆120Updated 4 years ago
- ☆112Updated 6 months ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Updated 7 years ago
- ☆19Updated 4 years ago