released krtkl schematics
☆58Jun 29, 2018Updated 7 years ago
Alternatives and similar repositories for open-source-schematics
Users that are interested in open-source-schematics are comparing it to the libraries listed below
Sorting:
- ☆17Apr 23, 2018Updated 7 years ago
- snickerdoodle user manual☆57Dec 9, 2020Updated 5 years ago
- snickerdoodle Linux☆18Sep 10, 2018Updated 7 years ago
- A GUI to help users visualize the structure of a verilog HDL project☆12Jul 26, 2015Updated 10 years ago
- Open Source ZYNQ Board☆31Aug 19, 2015Updated 10 years ago
- IP prototyping in FPGA hardware☆18Aug 28, 2018Updated 7 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Jun 14, 2018Updated 7 years ago
- PCB files for the Push Button Power Switch PCB☆12Dec 2, 2020Updated 5 years ago
- DEC PDP-11/VAX-11 TU58 drive emulator☆19Feb 18, 2025Updated last year
- ☆12Jun 4, 2021Updated 4 years ago
- cupl Tag Firmware and Hardware☆15Dec 26, 2022Updated 3 years ago
- ☆14Mar 12, 2021Updated 5 years ago
- FPGA code for NeTV2☆16Dec 3, 2018Updated 7 years ago
- How to configure Debian Linux environment for Xilinx Zynq.☆32Jan 5, 2017Updated 9 years ago
- Mirror of the main LinuxCNC repository at git.linuxcnc.org☆24Feb 13, 2017Updated 9 years ago
- A Vivado IP package of the PicoRV32 RISC-V processor☆15Jul 9, 2020Updated 5 years ago
- Boards schematic and layout (including extension boards: camera, etc)☆39Sep 4, 2015Updated 10 years ago
- PRU C compiler test☆25Apr 5, 2014Updated 11 years ago
- ☆14Jul 18, 2017Updated 8 years ago
- Simulation VCD waveform viewer, using old Motif UI☆28Apr 8, 2023Updated 2 years ago
- Open Hardware Zynq System on Module☆31Jul 25, 2015Updated 10 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- Hardware design for the computer formerly known as The Monotron☆18May 1, 2021Updated 4 years ago
- CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys☆21May 20, 2020Updated 5 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆16Aug 5, 2024Updated last year
- A software only workaround for the Beagle Bone Black PHY bug☆14Jan 19, 2021Updated 5 years ago
- My self-designed ZYNQ-7010 4-layer developement board.☆35Jul 25, 2021Updated 4 years ago
- Quickstart for building FPGA code for NeTV2☆89Jul 13, 2023Updated 2 years ago
- 12-bit single-board discrete transistor computer☆38Dec 15, 2024Updated last year
- Language Bindings to interact with the BeagleBone PRUs☆10Jan 8, 2022Updated 4 years ago
- 4-Layer XC7Z010 DDR3 Layout☆18Nov 25, 2021Updated 4 years ago
- We have created own PHP Rest framework to handle GET, POST, PUT and DELETE Requests.☆10Feb 16, 2019Updated 7 years ago
- Linux Device Drivers 3 examples updated to work in recent kernels☆25May 6, 2012Updated 13 years ago
- Interface definitions for VHDL-2019.☆34Mar 1, 2026Updated 3 weeks ago
- Emulate DEC LK201 keyboard using a standard PC USB keyboard☆54Aug 11, 2021Updated 4 years ago
- PCB for ULX4M FPGA R&D board☆59Apr 4, 2025Updated 11 months ago
- Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…☆268Nov 13, 2025Updated 4 months ago
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 8 years ago