released krtkl schematics
☆58Jun 29, 2018Updated 7 years ago
Alternatives and similar repositories for open-source-schematics
Users that are interested in open-source-schematics are comparing it to the libraries listed below
Sorting:
- Example projects for snickerdoodle☆29Jan 23, 2026Updated last month
- ☆17Apr 23, 2018Updated 7 years ago
- Open Source ZYNQ Board☆31Aug 19, 2015Updated 10 years ago
- snickerdoodle Linux☆18Sep 10, 2018Updated 7 years ago
- IP prototyping in FPGA hardware☆18Aug 28, 2018Updated 7 years ago
- How to configure Debian Linux environment for Xilinx Zynq.☆32Jan 5, 2017Updated 9 years ago
- CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys☆21May 20, 2020Updated 5 years ago
- migen + misoc + redpitaya = digital servo☆41Jan 11, 2019Updated 7 years ago
- PCB files for the Push Button Power Switch PCB☆12Dec 2, 2020Updated 5 years ago
- A GUI to help users visualize the structure of a verilog HDL project☆12Jul 26, 2015Updated 10 years ago
- ☆11May 30, 2018Updated 7 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Jun 14, 2018Updated 7 years ago
- FPGA code for NeTV2☆15Dec 3, 2018Updated 7 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 5 years ago
- Replacement SSD for Benq S6☆13Dec 24, 2021Updated 4 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆16Aug 5, 2024Updated last year
- An adapter board with pin headers for low-pin count (LPC) FPGA Mezzanine Cards (FMC).☆11Nov 2, 2020Updated 5 years ago
- Footprints, models and miscellaneous hardware files☆13Jan 2, 2019Updated 7 years ago
- A platform designed to convert any brushed DC Motor to a smart continous servo☆13Nov 23, 2025Updated 3 months ago
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 8 years ago
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- Example project that uses the AXI DMA peripheral to connect a custom AXI-Stream peripheral to memory☆14Feb 28, 2014Updated 12 years ago
- MLAB hardware modules and building blocks☆16Sep 30, 2023Updated 2 years ago
- Adapter board exposing SATA M.2 SSD on FMC board-to-board connector☆15Aug 7, 2023Updated 2 years ago
- My self-designed ZYNQ-7010 4-layer developement board.☆35Jul 25, 2021Updated 4 years ago
- The Myriad-RF Reference Hardware design files and firmware☆48May 14, 2022Updated 3 years ago
- Open Hardware Zynq System on Module☆31Jul 25, 2015Updated 10 years ago
- utility for debugging Linux UIO ("Userspace I/O") devices☆13Dec 21, 2013Updated 12 years ago
- My HaD UPS + Switch Mode Power Supply repository☆17Aug 2, 2018Updated 7 years ago
- Quickstart for building FPGA code for NeTV2☆88Jul 13, 2023Updated 2 years ago
- ☆38Jun 25, 2025Updated 8 months ago
- ☆14Mar 12, 2021Updated 4 years ago
- Yet Another XC7Z010 Board☆17Mar 22, 2022Updated 3 years ago
- Base Nerves system configuration for the GRiSP 2☆21Feb 17, 2026Updated last week
- Docker image for running Vivado in a 64-bit Debian Jessie container☆13Mar 17, 2018Updated 7 years ago
- Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…☆267Nov 13, 2025Updated 3 months ago
- A Vivado IP package of the PicoRV32 RISC-V processor☆15Jul 9, 2020Updated 5 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Jul 10, 2019Updated 6 years ago
- A Vivado HLS Command Line Helper Tool☆36Oct 6, 2021Updated 4 years ago