Alternatives and similar repositories for CXLMemSim:

Users that are interested in CXLMemSim are comparing it to the libraries listed below

• Compute-Express-Link / CXLPapers
  ☆94Updated last year
• MoatLab / Pond
  Pond: CXL-Based Memory Pooling Systems for Cloud Platforms (ASPLOS'23)
  ☆195Updated 5 months ago
• spypaul / MQSim_CXL
  ☆68Updated last year
• ece-fast-lab / cxl_type3_tests
  This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…
  ☆44Updated last year
• ferry-hhh / CXL-DMSim
  CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator Based on gem5
  ☆59Updated 3 weeks ago
• zxhero / gem5-CXL
  This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…
  ☆34Updated 8 months ago
• cxl-reskit / cxl-reskit
  CXL Memory Resource Kit top-level repository
  ☆50Updated 2 years ago
• spypaul / MQSim_CXL_Linux
  ☆24Updated last year
• cosmoss-jigu / memtis
  Tiered memory management
  ☆73Updated 6 months ago
• madsys-dev / sosp-paper19-ae
  The Artifact Evaluation Version of SOSP Paper #19
  ☆44Updated 7 months ago
• Sys-KU / AutoTiering
  Exploring the Design Space of Page Management for Multi-Tiered Memory Systems (USENIX ATC '21)
  ☆45Updated 2 years ago
• lingfenghsiang / Nomad
  OSDI'24 Nomad implementation
  ☆43Updated 3 months ago
• dmemsys / awesome-disaggregated-memory
  A collection of awesome researchers and papers about disaggregated memory.
  ☆148Updated 2 months ago
• project-kona / asplos21-ae
  ☆29Updated 4 years ago
• host-architecture / colloid
  Tiered Memory Management: Access Latency is the Key!
  ☆45Updated 3 months ago
• CMU-SAFARI / Sibyl
  Source code for the software implementation of Sibyl proposed in our ISCA 2022 paper: Gagandeep Singh et. al., "Sibyl: Adaptive and Exten…
  ☆34Updated 2 years ago
• cloudarxiv / emucxl
  ☆12Updated 6 months ago
• PKUZHOU / NeoMem-MICRO-2024
  The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering
  ☆43Updated 7 months ago
• thustorage / lambda-io
  λ-IO: a unified I/O stack for computational storage [FAST'23]
  ☆76Updated 11 months ago
• bytedance / eurosys24-artifacts
  Artifacts of EuroSys'24 paper "Exploring Performance and Cost Optimization with ASIC-Based CXL Memory"
  ☆23Updated last year
• thustorage / TeRM
  TeRM: Extending RDMA-Attached Memory with SSD [FAST'24]
  ☆40Updated 4 months ago
• platformxlab / G10
  ☆36Updated last year
• clusterfarmem / fastswap
  Fastswap, a fast swap system for far memory through RDMA
  ☆79Updated last year
• WukLab / Clio
  Clio, ASPLOS'22.
  ☆72Updated 3 years ago
• sylab / multi-clock
  Sources for the Multi-Clock system as described in the paper: MULTI-CLOCK: Dynamic Tiering for Hybrid Memory Systems, HPCA 2022.
  ☆19Updated 2 years ago
• TheNetAdmin / VANS
  VANS: A validated NVRAM simulator
  ☆26Updated last year
• ysarch-lab / nimble_page_management_asplos_2019
  Kernel repo of "Nimble Page Management for Tiered Memory Systems" in ASPLOS 2019
  ☆42Updated 2 years ago
• Tom-CaoZH / CXL-101
  Contain some materials about CXL.
  ☆16Updated last year
• uclasystem / hermit
  Hermit: Low-Latency, High-Throughput, and Transparent Remote Memory via Feedback-Directed Asynchrony
  ☆34Updated 9 months ago
• PDS-Lab / Rcmp
  Rcmp: Reconstructing RDMA-based Memory Disaggregation via CXL
  ☆52Updated last year