JJ300119 / FPGA-DDSsignalgenerator
基于黑金AX301 AN108模块的DDS信号发生器
☆9Updated 4 years ago
Alternatives and similar repositories for FPGA-DDSsignalgenerator:
Users that are interested in FPGA-DDSsignalgenerator are comparing it to the libraries listed below
- Test SRIO connection between FPGA (Kintex-7) and DSP (C6678)☆17Updated 7 years ago
- AD7606 driver verilog☆37Updated 5 years ago
- FPGA☆120Updated 4 years ago
- Vivado诸多IP,包括图像处理等☆181Updated 6 months ago
- This is the final project for the BP NN FPGA implementation☆11Updated 8 years ago
- 基于FPGA进行车牌识别☆67Updated last year
- 在Cyclone IV(EP4CE6F17C8)上实现的DDS信号发生器☆14Updated 8 years ago
- FPGA implementation of pose detection with Kalman filter. (verilog)☆32Updated 2 years ago
- A human detection system is developed on Matlab and FPGA: The 130x66 RGB pixels of static input image was attracted features and classifi…☆10Updated 2 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- FPGA Technology Exchange Group相关文件管理☆41Updated last year
- 分享FPGA开发知识、优秀文章、学习网站以及开源项目。本项目收集了github中许多FPGA开源项目。☆491Updated last year
- Gigabit Ethernet UDP communication driver☆71Updated 5 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆47Updated 2 years ago
- Firmware IRIG-B decoder☆24Updated 2 years ago
- 【2022集创赛】Arm杯一等奖作品:Cortex-M0智能娱乐收音机 开源项目☆25Updated last year
- 帮助大家进行FPGA的入门,分享FPGA相关的优秀文章,优秀项目☆32Updated 2 years ago
- ☆128Updated 9 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆82Updated 7 years ago
- ☆19Updated 7 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆40Updated 3 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆289Updated last year
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆21Updated last year
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆194Updated last year
- 2024年全国大学生嵌入式芯片与系统设计竞赛 FPGA创新设计赛道 国一+易灵思创新杯获奖作品 Ultra-Vision (基于Ti60F225的无极缩放算法实现)☆49Updated last month
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆31Updated 2 years ago
- An AXI DDR3 SDRAM controller for FPGA☆28Updated last year
- Design 200M equivalent sampling using 1M Sa/s, send AD data to STM32. 使用1M采样率实现200M等效采样,将数据发送到STM32上 Altera FPGA EP4CE22E22C8, ADS828E☆12Updated 4 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆134Updated last year
- 《FPGA应用开发和仿真》(机械工业出版社2018年第1版 ISBN:9787111582786)的源码。Source Code of the book FPGA Application Development and Simulation(CHS).☆129Updated 3 months ago