JJ300119 / FPGA-DDSsignalgenerator
基于黑金AX301 AN108模块的DDS信号发生器
☆8Updated 4 years ago
Alternatives and similar repositories for FPGA-DDSsignalgenerator
Users that are interested in FPGA-DDSsignalgenerator are comparing it to the libraries listed below
Sorting:
- Test SRIO connection between FPGA (Kintex-7) and DSP (C6678)☆17Updated 7 years ago
- AD7606 driver verilog☆40Updated 5 years ago
- A human detection system is developed on Matlab and FPGA: The 130x66 RGB pixels of static input image was attracted features and classifi…☆11Updated 2 years ago
- FPGA☆123Updated 5 years ago
- This is the final project for the BP NN FPGA implementation☆11Updated 8 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆65Updated 3 years ago
- 基于FPGA进行车牌识别☆75Updated last year
- An FPGA-based lightweight CAN bus controller. 基于FPGA的轻量级CAN总线控制器。☆262Updated last year
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆49Updated 2 years ago
- ISP☆11Updated last year
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆198Updated last year
- 帧差法运动目标检测,基于ZYNQ7020☆65Updated 3 years ago
- Pure FPGA implementation of music spectrum and waveform display, supporting background image loading from an SD card,FIR filtering-based …☆15Updated 3 months ago
- An AXI DDR3 SDRAM controller for FPGA☆36Updated last year
- 七路图像在FPGA中实现拼接,代码会不断添加进来。☆24Updated 3 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆45Updated last year
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆89Updated 7 years ago
- 2024年全国大学生嵌入式芯片与系统设计竞赛 FPGA创新设计赛道 国一+易灵思创新杯获奖作品 Ultra-Vision (基于Ti60F225的无极缩放算法实现)☆61Updated last month
- ISP-Lite, VIP, MIPI-RX IP实现,测试平台为KV260+AR1335 3MP@30fps☆94Updated 2 years ago
- 【2022集创赛】Arm杯一等奖作品:Cortex-M0智能娱乐收音机 开源项目☆28Updated 2 years ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆32Updated 2 years ago
- 8b10b Encoder/Decoder☆11Updated 10 years ago
- FPGA implementation of pose detection with Kalman filter. (verilog)☆36Updated 3 years ago
- 在Cyclone IV(EP4CE6F17C8)上实现的DDS信号发生器☆14Updated 8 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- Vivado诸多IP,包括图像处理等☆207Updated 9 months ago
- asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…☆18Updated last year
- FPGA Technology Exchange Group相关文件管理☆44Updated last month
- 分享FPGA开发知识、优秀文章、学习网站以及开源项目。本项目收集了github中许多FPGA开源项目。☆552Updated 2 years ago
- 基于FPGA的双通道2M/12bit示波器。通过800*480VGA显示器显示。☆19Updated 6 years ago