Alternatives and similar repositories for analog-nas:

Users that are interested in analog-nas are comparing it to the libraries listed below

• jeshraghian / QSNNs
  Quantization-aware training with spiking neural networks
  ☆38Updated 2 years ago
• open-neuromorphic / snnmetrics
  Metrics for spiking neural networks based on torchmetrics
  ☆11Updated last year
• coreylammie / MemTorch
  A Simulation Framework for Memristive Deep Learning Systems
  ☆144Updated 8 months ago
• Intelligent-Computing-Lab-Yale / SpikeSim
  ☆32Updated last year
• sandialabs / cross-sim
  CrossSim: accuracy simulation of analog in-memory computing
  ☆135Updated this week
• SeoLabCornell / torch2chip
  Torch2Chip (MLSys, 2024)
  ☆51Updated this week
• NeuroBench / neurobench
  Benchmark harness and baseline results for the NeuroBench algorithm track.
  ☆66Updated this week
• Vivswan / AnalogVNN
  A fully modular framework for modeling and optimizing analog neural networks
  ☆18Updated 3 months ago
• meclotfi / HyT-NAS-Search-Algorithm
  Hybrid Tiny Hardware-aware Neural Architecture Search
  ☆15Updated 2 years ago
• open-neuromorphic / fpga-snntorch
  Notebooks and code for Neuromorphic Hardware Workshop at ISFPGA 2024.
  ☆39Updated 10 months ago
• neurosim / DNN_NeuroSim_V1.4
  Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)
  ☆59Updated 9 months ago
• Intelligent-Computing-Lab-Yale / Neural-Architecture-Search-for-Spiking-Neural-Networks
  Neural Architecture Search for Spiking Neural Networks, ECCV2022
  ☆66Updated 2 years ago
• eml-eda / plinio
  A Plug-and-play Lightweight tool for the Inference Optimization of Deep Neural networks
  ☆38Updated this week
• ChFrenkel / ReckOn
  ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.
  ☆78Updated 2 years ago
• IHIaadj / HW-PR-NAS
  HW-PR-NAS is a single surrogate model trained to Pareto rank the architectures based on Accuracy, Latency and energy consumption
  ☆12Updated 2 years ago
• UIUC-IMC / UIUC-IMC-Benchmarking
  ☆16Updated 2 months ago
• DanielGerlinghoff / radix-encoding
  Framework for radix encoded SNN on FPGA
  ☆13Updated 3 years ago
• neurosim / DNN_NeuroSim_V2.0
  Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)
  ☆46Updated 3 years ago
• mit-emze / cimloop
  ☆50Updated 4 months ago
• SFU-HiAccel / SyncNN
  [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.
  ☆53Updated 3 years ago
• neuromorphs / NIR
  Neuromorphic Intermediate Representation reference implementation
  ☆88Updated last month
• neurosim / NeuroSim
  ☆21Updated 2 weeks ago
• joksas / nonideality-aware-mnn-training
  Code used in the paper “Nonideality-Aware Training for Accurate and Robust Low-Power Memristive Neural Networks”
  ☆12Updated last year
• ChFrenkel / eprop-PyTorch
  PyTorch implementation of the eligibility propagation (e-prop) learning algorithm.
  ☆51Updated 2 years ago
• sfmth / OpenSpike
  Fully opensource spiking neural network accelerator
  ☆133Updated last year
• ChFrenkel / tinyODIN
  tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.
  ☆49Updated last year
• neurosim / DNN_NeuroSim_V2.1
  Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)
  ☆132Updated 10 months ago
• UA-RCL / RANC
  ☆44Updated 11 months ago
• jeshraghian / ESSCIRC23-os-neuromorphic-tutorial
  Notebooks for Hardware-Aware Training of Spiking Neural Networks. Open-Source Neuromorphic Circuit Design Tutorial at ESSCIRC 2023.
  ☆20Updated last year
• heymesut / SJTU_microe
  A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC
  ☆28Updated 2 years ago