IBM / analog-nas
Analog AI Neural Architecture Search (analog-nas) is a modular and flexible framework to facilitate implementation of Analog-aware Neural Architecture Search.
☆45Updated 6 months ago
Related projects ⓘ
Alternatives and complementary repositories for analog-nas
- HW-PR-NAS is a single surrogate model trained to Pareto rank the architectures based on Accuracy, Latency and energy consumption☆12Updated 2 years ago
- IBM Analog Hardware Acceleration Kit☆365Updated 3 weeks ago
- Metrics for spiking neural networks based on torchmetrics☆11Updated last year
- Torch2Chip (MLSys, 2024)☆51Updated 2 months ago
- Quantization-aware training with spiking neural networks☆36Updated 2 years ago
- Code used in the paper “Nonideality-Aware Training for Accurate and Robust Low-Power Memristive Neural Networks”☆10Updated last year
- ☆31Updated 10 months ago
- CrossSim: accuracy simulation of analog in-memory computing☆127Updated last month
- Hybrid Tiny Hardware-aware Neural Architecture Search☆15Updated 2 years ago
- A Simulation Framework for Memristive Deep Learning Systems☆139Updated 6 months ago
- ☆45Updated 2 months ago
- Notebooks and code for Neuromorphic Hardware Workshop at ISFPGA 2024.☆35Updated 8 months ago
- Benchmark harness and baseline results for the NeuroBench algorithm track.☆63Updated this week
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆46Updated 3 years ago
- Verilog and Python drivers and APIs for Neurram 48-core chip☆31Updated 2 years ago
- A Plug-and-play Lightweight tool for the Inference Optimization of Deep Neural networks☆37Updated 3 weeks ago
- Neural Architecture Search for Spiking Neural Networks, ECCV2022☆66Updated 2 years ago
- Repository collecting papers about neuromorphic hardware, such as ASIC and FPGA implementations of SNNs and stuff.☆144Updated last year
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆77Updated 2 years ago
- A fully modular framework for modeling and optimizing analog neural networks☆17Updated last month
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆54Updated 7 months ago
- ☆24Updated 2 weeks ago
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆20Updated last year
- [HPCA24] Lightening-Transformer: A Dynamically-operated Optically-interconnected Photonic Transformer Accelerator☆14Updated 11 months ago
- A Python tool for computing and plotting currents and voltages in passive crossbar arrays.☆25Updated last year
- HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"☆25Updated 11 months ago
- Code for Edge Learning Using a Fully Integrated Neuro-Inspired Memristor Chip☆13Updated last year
- Floating-Point Optimized On-Device Learning Library for the PULP Platform.☆28Updated last week
- Conversion from CNNs to SNNs using Tensorflow-Keras☆36Updated 6 months ago