Alternatives and similar repositories for softcoreA:

Users that are interested in softcoreA are comparing it to the libraries listed below

• CTSRD-CHERI / llvm-project
  Fork of LLVM adding CHERI support
  ☆52Updated last month
• CTSRD-CHERI / qemu
  QEMU with support for CHERI
  ☆58Updated 2 weeks ago
• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆50Updated 8 years ago
• shacron / sled
  Sled System Emulator
  ☆28Updated 2 months ago
• CTSRD-CHERI / cherios
  CheriOS -- a minimal microkernel that demonstrates "clean-slate" CHERI memory protection and object capabilities
  ☆40Updated 2 years ago
• CTSRD-CHERI / cheri-c-programming
  CHERI C/C++ Programming Guide
  ☆31Updated this week
• capros-os / capros
  CapROS is an experimental operating system based on object-capabilities, derived from EROS, KeyKOS, and Gnosis. Ports exist for the Intel…
  ☆51Updated 2 years ago
• fwsGonzo / bigassm
  Assemble 128-bit RISC-V
  ☆45Updated last year
• rochus-keller / Verilog
  This is the Verilog 2005 parser used by VerilogCreator
  ☆12Updated 5 years ago
• redstar / llvm-m88k
  LLVM backend for m88k architecture
  ☆50Updated 2 months ago
• pkhuong / barrierd
  Safely privileged daemon to let userspace wait on global barriers with low, constant overhead
  ☆17Updated 5 years ago
• michaeljclark / riscv-meta
  RISC-V Instruction Set Metadata
  ☆41Updated 6 years ago
• OpenPOWERFoundation / a2o
  The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …
  ☆46Updated 11 months ago
• sifiveinc / wake
  The SiFive wake build tool
  ☆89Updated this week
• ARM-software / asl-interpreter
  Example implementation of Arm's Architecture Specification Language (ASL)
  ☆115Updated 5 years ago
• OpenPOWERFoundation / a2i
  The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers
  ☆44Updated 2 years ago
• CTSRD-CHERI / Toooba
  RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT
  ☆29Updated last week
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆58Updated 2 weeks ago
• alastairreid / asl-interpreter
  Example implementation of Arm's Architecture Specification Language (ASL)
  ☆41Updated last month
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 4 years ago
• j-core / jcore-cpu
  J-Core J2/J32 5 stage pipeline CPU core
  ☆52Updated 4 years ago
• andreas-abel / XED-to-XML
  XML representation of the x86 instruction set
  ☆28Updated 3 weeks ago
• ForwardCom / bintools
  Binary tools: assembler, disassembler, linker, library manager, emulator
  ☆60Updated 3 months ago
• TUD-OS / NUL
  NOVA userland
  ☆48Updated 11 years ago
• CTSRD-CHERI / cheribuild
  Easily build and run CHERI related projects
  ☆74Updated 2 weeks ago
• riscv-non-isa / riscv-device-tree-doc
  RISC-V Specific Device Tree Documentation
  ☆42Updated 9 months ago
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆70Updated last week
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆79Updated 3 weeks ago
• riscv / riscv-j-extension
  Working Draft of the RISC-V J Extension Specification
  ☆184Updated 2 months ago
• pydrofoil / pydrofoil
  A fast RISC-V emulator based on the RISC-V Sail model, and an experimental ARM one
  ☆69Updated this week