☆61Aug 5, 2025Updated 7 months ago
Alternatives and similar repositories for DocTron-Formula
Users that are interested in DocTron-Formula are comparing it to the libraries listed below
Sorting:
- A handwritten Chemical Structure Image data set named EDU-CHEMC, which consists of totally 52,987 handwritten molecular structure images …☆14May 12, 2025Updated 9 months ago
- Userspace DMA library for Zynq-based SoCs☆16Jan 22, 2019Updated 7 years ago
- MATLAB Vision HDL☆16Jan 17, 2020Updated 6 years ago
- Release code for InCOpt: Incremental Constrained Optimization using the Bayes Tree (IROS 2022)☆24Feb 10, 2023Updated 3 years ago
- FPGA纯逻辑实现modbus通信☆23Sep 5, 2022Updated 3 years ago
- Heterogeneous Graph Contrastive Multi-view Learning, SDM 23☆22Aug 9, 2023Updated 2 years ago
- A set of standalone kernel modules and userspace library for using the AXI DMA on a Zynq MPSoC☆22Feb 22, 2020Updated 6 years ago
- I2C controller core from Opencores.org☆27Oct 5, 2011Updated 14 years ago
- code and test data of paper "Automated Extrinsic Calibration of Multi-cameras and LiDAR"(TIM2023)☆30Nov 23, 2023Updated 2 years ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆25Mar 9, 2016Updated 9 years ago
- SE3ET: SE(3)-Equivariant Transformer for Low-Overlap Point Cloud Registration☆21Aug 9, 2024Updated last year
- C++ State Machine with Asynchronous Callbacks☆27Dec 12, 2025Updated 2 months ago
- Dynamic Kd-Tree: Euclidean, SO(2), SO(3), SE(3) and more!☆35Updated this week
- JESD204b modules in VHDL☆30Apr 18, 2019Updated 6 years ago
- ☆41May 16, 2025Updated 9 months ago
- Quantitative 3D Map Accuracy Evaluation Hardware and Algorithm for LiDAR(-Inertial) SLAM [IEEE ICCAS 2024]☆31Sep 1, 2025Updated 6 months ago
- ☆34Nov 26, 2019Updated 6 years ago
- Verilog code for a low power RFID chip that will communicate with I2C sensors.☆13Apr 18, 2014Updated 11 years ago
- LoRA-RSC☆11Nov 14, 2025Updated 3 months ago
- [3DV 2025] MAC++: Going Further with Maximal Cliques for 3D Registration☆43May 31, 2025Updated 9 months ago
- GigE Vision compatibe video streaming from MIPI-CSI camera with Zybo Z7-10 board☆33Jun 26, 2020Updated 5 years ago
- RespireNet is an innovative web-based application that harnesses the capabilities of deep learning and Mel-frequency cepstral coefficient…☆10Aug 2, 2023Updated 2 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- The program ranked first in Audio-only track of DCASE2024 Challenge task3.☆20Updated this week
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- LC6500DMD python control☆11Nov 15, 2016Updated 9 years ago
- C++ code and MATLAB utilities for loading patterns onto TI DLP Digital Micromirror Device (DMD)☆14Dec 19, 2020Updated 5 years ago
- High-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆10Jul 12, 2020Updated 5 years ago
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- Design of High-Level Synthesis of Xilinx FFT IP core via FFT library☆13Jul 17, 2023Updated 2 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- ☆10Dec 11, 2021Updated 4 years ago
- mechatronics firmware☆13Apr 14, 2025Updated 10 months ago
- ☆14Jan 22, 2026Updated last month
- VHDL sources for a BT.656 to axi4-stream converter☆12Mar 20, 2023Updated 2 years ago
- Light Cube using PYNQ☆10Aug 4, 2018Updated 7 years ago
- Convert Xilinx FPGA bitstream from the .bit format (as generated by Vivado) into the .bin format (as expected by Linux fpga_manager)☆14Sep 5, 2023Updated 2 years ago
- Code for ADMM-DAD network☆10Apr 22, 2023Updated 2 years ago