cispa / GhostWriteLinks
Proof-of-concept for the GhostWrite CPU bug.
☆115Updated 11 months ago
Alternatives and similar repositories for GhostWrite
Users that are interested in GhostWrite are comparing it to the libraries listed below
Sorting:
- Spectre based on Linear Address Masking☆69Updated last year
- InSpectre Gadget: in-depth inspection and exploitability analysis of Spectre disclosure gadgets☆54Updated 3 months ago
- Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]☆61Updated 11 months ago
- ☆74Updated last year
- Symbolic execution for RISC-V machine code based on the formal LibRISCV ISA model☆50Updated 2 months ago
- This repo demonstrates the Return-to-Non-Secure (ret2ns) vulnerability on ARM Cortex-M TrustZone. It contains the attack and defense demo…☆32Updated last year
- ☆17Updated last year
- Training in Transient Execution and PhantomCALL, from Inception (SEC'23) Artifacts.☆37Updated last year
- A migration for the page table entry based side-channel attack agains SGX enclaves.☆18Updated 5 months ago
- This repository contains exploit and reverse-engineering source code regarding the Spectre-BHB/Branch History Injection vulnerability☆117Updated 3 years ago
- Arbitrary Speculative Code Execution with Return Instructions☆160Updated last year
- Artifacts for "ZenHammer: Rowhammer Attacks on AMD Zen-based Platforms" (USENIX Security '24).☆53Updated last month
- Proof-of-concept implementation for the paper "Hammulator: Simulate Now - Exploit Later" (DRAMSec 2023)☆17Updated 2 years ago
- Microarchitectural exploitation and other hardware attacks.☆92Updated last year
- Student Starter Code for Secure Hardware Design at MIT☆77Updated last year
- TikTag: Breaking ARM's Memory Tagging Extension with Speculative Execution (IEEE S&P 2025)☆78Updated 8 months ago
- Proof-of-concept implementation for the paper "Indirect Meltdown: Building Novel Side-Channel Attacks from Transient Execution Attacks" (…☆22Updated last year
- ☆58Updated 5 months ago
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆58Updated 2 months ago
- CHERI ISA Specification☆24Updated last year
- ☆17Updated 8 months ago
- Proof-of-concept implementation for the paper "CacheWarp: Software-based Fault Injection using Selective State Reset" (USENIX Security 20…☆63Updated 11 months ago
- ☆112Updated 2 years ago
- Source code & scripts for experimental characterization and real-system demonstration of RowPress, a widespread read disturbance phenomen…☆33Updated last year
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆90Updated last week
- Pre-Silicon Hardware Fuzzing Toolkit☆58Updated last month
- Pathfinder: High-Resolution Control-Flow Attacks Exploiting the Conditional Branch Predictor☆17Updated last year
- Ghidra Processor Module to disassemble and decompile the x86 Intel Atom microcode☆82Updated 2 years ago
- Uncovering Container Confusion in the Linux Kernel☆44Updated last year
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆69Updated 4 months ago