CMU-SAFARI / RowPress
Source code & scripts for experimental characterization and real-system demonstration of RowPress, a widespread read disturbance phenomenon in DRAM that is different from RowHammer. Described in our ISCA'23 paper by Luo et al. at https://people.inf.ethz.ch/omutlu/pub/RowPress_isca23.pdf
☆31Updated last year
Alternatives and similar repositories for RowPress:
Users that are interested in RowPress are comparing it to the libraries listed below
- InSpectre Gadget: in-depth inspection and exploitability analysis of Spectre disclosure gadgets☆47Updated 2 months ago
- Training in Transient Execution and PhantomCALL, from Inception (SEC'23) Artifacts.☆32Updated 11 months ago
- ☆14Updated 2 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆21Updated 4 years ago
- A Rowhammer fuzzer for AMD Zen-based systems (USENIX Security '24).☆45Updated 6 months ago
- ☆34Updated last year
- Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]☆60Updated 6 months ago
- Using Data Memory-Dependent Prefetchers to Leak Data at Rest☆35Updated 2 years ago
- ☆15Updated last year
- HW interface for memory caches☆26Updated 4 years ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆61Updated 2 years ago
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆15Updated last month
- Proof-of-concept implementation for the paper "CacheWarp: Software-based Fault Injection using Selective State Reset" (USENIX Security 20…☆60Updated 6 months ago
- Proof-of-concept implementation for the paper "Efficient and Generic Microarchitectural Hash-Function Recovery" (IEEE S&P 2024)☆27Updated last year
- A tool for detecting Spectre vulnerabilities through fuzzing☆35Updated 3 years ago
- Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)☆23Updated 9 months ago
- Source code of the paper "Lord of the Ring(s): Side Channel Attacks on the CPU On-Chip Ring Interconnect Are Practical"☆139Updated 3 years ago
- Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data☆20Updated 2 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆58Updated 6 months ago
- A tool to enable fuzzing for Spectre vulnerabilities☆30Updated 4 years ago
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆56Updated 3 years ago
- Kasper: Scanning for Generalized Transient Execution Gadgets in the Linux Kernel☆57Updated 9 months ago
- Student Starter Code for Secure Hardware Design at MIT☆40Updated 8 months ago
- ☆23Updated 11 months ago
- Tool to Analyze Speculative Execution Attacks and Mitigations☆54Updated 3 years ago
- ☆18Updated 2 years ago
- Proof-of-concept implementation for the paper "Indirect Meltdown: Building Novel Side-Channel Attacks from Transient Execution Attacks" (…☆20Updated last year
- ☆112Updated last year
- A microarchitectural leakage detection framework using dynamic instrumentation.☆69Updated 8 months ago
- Pre-Silicon Hardware Fuzzing Toolkit☆54Updated 2 weeks ago