Alternatives and similar repositories for RowPress

Users that are interested in RowPress are comparing it to the libraries listed below

• owenlly / Indirector_Artifact
  Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]
  ☆63Updated last year
• vusec / inspectre-gadget
  InSpectre Gadget: in-depth inspection and exploitability analysis of Spectre disclosure gadgets
  ☆54Updated this week
• comsec-group / inception
  Training in Transient Execution and PhantomCALL, from Inception (SEC'23) Artifacts.
  ☆38Updated last year
• comsec-group / zenhammer
  Artifacts for "ZenHammer: Rowhammer Attacks on AMD Zen-based Platforms" (USENIX Security '24).
  ☆55Updated 2 months ago
• isec-tugraz / AEPIC
  ☆112Updated 2 years ago
• MATCHA-MIT / SHD-StarterCode
  Student Starter Code for Secure Hardware Design at MIT
  ☆79Updated last year
• codexlynx / hardware-attacks-state-of-the-art
  Microarchitectural exploitation and other hardware attacks.
  ☆95Updated last year
• pietroborrello / constantine
  Constantine is a compiler-based system to automatically harden programs against microarchitectural side channels
  ☆75Updated 2 years ago
• hoseinyavarzadeh / Pathfinder_Attack
  Pathfinder: High-Resolution Control-Flow Attacks Exploiting the Conditional Branch Predictor
  ☆20Updated last year
• isec-tugraz / msrevelio
  ☆39Updated 2 years ago
• FPSG-UIUC / Peek-a-Walk
  Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"
  ☆25Updated 2 months ago
• compsec-snu / tiktag
  TikTag: Breaking ARM's Memory Tagging Extension with Speculative Execution (IEEE S&P 2025)
  ☆81Updated 9 months ago
• vusec / slam
  Spectre based on Linear Address Masking
  ☆69Updated last year
• ibm-research / speculator
  Tool to Analyze Speculative Execution Attacks and Mitigations
  ☆55Updated 3 years ago
• microsoft / sca-fuzzer
  Revizor - a fuzzer to search for microarchitectural leaks in CPUs
  ☆162Updated 2 weeks ago
• cispa / GhostWrite
  Proof-of-concept for the GhostWrite CPU bug.
  ☆116Updated last year
• cispa / osiris
  Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)
  ☆59Updated 3 months ago
• libtea / frameworks
  Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser
  ☆61Updated 3 years ago
• FPSG-UIUC / augury
  Using Data Memory-Dependent Prefetchers to Leak Data at Rest
  ☆37Updated 3 years ago
• flowyroll / medusa
  Medusa Repository: Transynther tool and Medusa Attack
  ☆23Updated 5 years ago
• amdprefetch / amd-prefetch-attacks
  ☆27Updated last year
• comsec-group / retbleed
  Arbitrary Speculative Code Execution with Return Instructions
  ☆169Updated last year
• cispa / indirect-meltdown
  Proof-of-concept implementation for the paper "Indirect Meltdown: Building Novel Side-Channel Attacks from Transient Execution Attacks" (…
  ☆22Updated last year
• isec-tugraz / transientfail
  Website and PoC collection for transient execution attacks
  ☆188Updated last year
• cispa / hammulator
  Proof-of-concept implementation for the paper "Hammulator: Simulate Now - Exploit Later" (DRAMSec 2023)
  ☆17Updated 2 years ago
• scy-phy / FetchBench
  ☆17Updated last year
• FPSG-UIUC / lotr
  Source code of the paper "Lord of the Ring(s): Side Channel Attacks on the CPU On-Chip Ring Interconnect Are Practical"
  ☆143Updated 4 years ago
• vusec / tlbdr
  ☆18Updated 3 years ago
• FPSG-UIUC / Pandora
  Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data
  ☆21Updated 2 years ago
• cgvwzq / cachequery
  HW interface for memory caches
  ☆28Updated 5 years ago