Alternatives and similar repositories for RowPress

Users that are interested in RowPress are comparing it to the libraries listed below

• owenlly / Indirector_Artifact
  Artifact of "Indirector: High-Precision Branch Target Injection Attacks Exploiting the Indirect Branch Predictor" [USENIX Security 2024]
  ☆64Updated last year
• comsec-group / inception
  Training in Transient Execution and PhantomCALL, from Inception (SEC'23) Artifacts.
  ☆41Updated last year
• vusec / inspectre-gadget
  InSpectre Gadget: in-depth inspection and exploitability analysis of Spectre disclosure gadgets
  ☆59Updated last week
• MATCHA-MIT / SHD-StarterCode
  Student Starter Code for Secure Hardware Design at MIT
  ☆85Updated last year
• comsec-group / zenhammer
  Artifacts for "ZenHammer: Rowhammer Attacks on AMD Zen-based Platforms" (USENIX Security '24).
  ☆59Updated 6 months ago
• pietroborrello / constantine
  Constantine is a compiler-based system to automatically harden programs against microarchitectural side channels
  ☆82Updated 2 months ago
• isec-tugraz / AEPIC
  ☆113Updated 2 years ago
• FPSG-UIUC / Pandora
  Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data
  ☆20Updated 3 years ago
• FPSG-UIUC / Peek-a-Walk
  Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"
  ☆31Updated 6 months ago
• comsec-group / vmscape
  Artefacts for: "VMScape: Exposing and Exploiting Incomplete Branch Predictor Isolation in Cloud Environments"
  ☆33Updated 2 months ago
• codexlynx / hardware-attacks-state-of-the-art
  Microarchitectural exploitation and other hardware attacks.
  ☆95Updated last year
• isec-tugraz / msrevelio
  ☆44Updated 2 years ago
• compsec-snu / tiktag
  TikTag: Breaking ARM's Memory Tagging Extension with Speculative Execution (IEEE S&P 2025)
  ☆85Updated last year
• cispa / GhostWrite
  Proof-of-concept for the GhostWrite CPU bug.
  ☆117Updated last year
• FPSG-UIUC / lotr
  Source code of the paper "Lord of the Ring(s): Side Channel Attacks on the CPU On-Chip Ring Interconnect Are Practical"
  ☆144Updated 4 years ago
• microsoft / sca-fuzzer
  Revizor - Hardware fuzzing for the age of speculation
  ☆176Updated this week
• cispa / CacheWarp
  Proof-of-concept implementation for the paper "CacheWarp: Software-based Fault Injection using Selective State Reset" (USENIX Security 20…
  ☆64Updated last year
• comsec-group / retbleed
  Arbitrary Speculative Code Execution with Return Instructions
  ☆175Updated last year
• ahoi-attacks / WeSee
  Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)
  ☆26Updated last year
• flowyroll / medusa
  Medusa Repository: Transynther tool and Medusa Attack
  ☆23Updated 5 years ago
• amdprefetch / amd-prefetch-attacks
  ☆30Updated last year
• libtea / frameworks
  Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser
  ☆62Updated 3 years ago
• isec-tugraz / prefetch
  This repository contains several tools to perform Prefetch Side-Channel Attacks
  ☆63Updated 8 years ago
• scy-phy / FetchBench
  ☆20Updated 2 years ago
• isec-tugraz / transientfail
  Website and PoC collection for transient execution attacks
  ☆200Updated last year
• vusec / slam
  Spectre based on Linear Address Masking
  ☆68Updated 2 years ago
• ibm-research / speculator
  Tool to Analyze Speculative Execution Attacks and Mitigations
  ☆56Updated 4 years ago
• cgvwzq / cachequery
  HW interface for memory caches
  ☆28Updated 5 years ago
• cispa / Security-RISC
  Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)
  ☆76Updated 2 months ago
• zzrcxb / LLCFeasible
  Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)
  ☆33Updated 9 months ago