owenlly / Indirector_Artifact

Related projects ⓘ

Alternatives and complementary repositories for Indirector_Artifact

• hoseinyavarzadeh / Pathfinder_Attack
  Pathfinder: High-Resolution Control-Flow Attacks Exploiting the Conditional Branch Predictor
  ☆16Updated 4 months ago
• flowyroll / medusa
  Medusa Repository: Transynther tool and Medusa Attack
  ☆20Updated 4 years ago
• scy-phy / FetchBench
  ☆14Updated 11 months ago
• cispa / indirect-meltdown
  Proof-of-concept implementation for the paper "Indirect Meltdown: Building Novel Side-Channel Attacks from Transient Execution Attacks" (…
  ☆20Updated last year
• cispa / hammulator
  Proof-of-concept implementation for the paper "Hammulator: Simulate Now - Exploit Later" (DRAMSec 2023)
  ☆11Updated last year
• cispa / osiris
  Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)
  ☆54Updated 2 years ago
• IAIK / msrevelio
  ☆34Updated last year
• amdprefetch / amd-prefetch-attacks
  ☆23Updated 8 months ago
• cispa / Microarchitectural-Hash-Function-Recovery
  Proof-of-concept implementation for the paper "Efficient and Generic Microarchitectural Hash-Function Recovery" (IEEE S&P 2024)
  ☆26Updated last year
• cgvwzq / cachequery
  HW interface for memory caches
  ☆26Updated 4 years ago
• vusec / inspectre-gadget
  InSpectre Gadget: in-depth inspection and exploitability analysis of Spectre disclosure gadgets
  ☆43Updated 3 weeks ago
• CMU-SAFARI / RowPress
  Source code & scripts for experimental characterization and real-system demonstration of RowPress, a widespread read disturbance phenomen…
  ☆30Updated 9 months ago
• vusec / ghostrace
  ☆65Updated 7 months ago
• FPSG-UIUC / Pandora
  Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data
  ☆20Updated 2 years ago
• sycuricon / MorFuzz
  Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation
  ☆23Updated 10 months ago
• zzrcxb / LLCFeasible
  Open source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)
  ☆17Updated last week
• vusec / tlbdr
  ☆17Updated 2 years ago
• cispa / GhostWrite
  Proof-of-concept for the GhostWrite CPU bug.
  ☆101Updated 3 months ago
• libtea / frameworks
  Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser
  ☆60Updated 2 years ago
• IAIK / halfdouble
  ☆12Updated 2 years ago
• agra-uni-bremen / BinSym
  Symbolic execution for RISC-V machine code based on the formal LibRISCV ISA model
  ☆42Updated 4 months ago
• IAIK / prefetch
  This repository contains several tools to perform Prefetch Side-Channel Attacks
  ☆57Updated 7 years ago
• cispa / Security-RISC
  Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)
  ☆53Updated 3 months ago
• xairy / dma-attacks
  Materials for my DMA attacks talk and a collection of related links
  ☆42Updated 4 months ago
• IntelLabs / PreSiFuzz
  Pre-Silicon Hardware Fuzzing Toolkit
  ☆48Updated 2 weeks ago
• XenoKovah / IntelTXE-PoC
  Intel Management Engine JTAG Proof of Concept - 2022 Instructions
  ☆32Updated 2 years ago
• FPSG-UIUC / augury
  Using Data Memory-Dependent Prefetchers to Leak Data at Rest
  ☆32Updated 2 years ago
• CENSUS / masked-aes-c
  Proof-of-concept C implementation of AES with masking technique to prevent side-channel analysis attacks
  ☆28Updated 4 years ago
• vusec / kasper
  Kasper: Scanning for Generalized Transient Execution Gadgets in the Linux Kernel
  ☆56Updated 6 months ago
• vusec / slam
  Spectre based on Linear Address Masking
  ☆64Updated 11 months ago